Items where Author is "Wang, Haitong"
![[up]](/style/images/multi_up.png)
Up a levelGroup by: Item Type | No Grouping
Number of items: 1.
Wang, Haitong (2019) Distributed Time-Predictable Memory Interconnect for Multi-Core Architectures. PhD thesis, University of York.
Wang, Haitong (2019) Distributed Time-Predictable Memory Interconnect for Multi-Core Architectures. PhD thesis, University of York.