

The Electronic and Electrical Engineering
Electrical Machines and Drives Research Group

Dead Time Compensation and Phase Lag Compensation in 2-Level and 3-Level Grid Connected H-Bridge Power Inverter

By

LEI WEI

Supervised by Prof Martin Paul Foster and Prof David Stone

Abstract

Dead Time (T_d) is a certain time which is added into power inverter for avoiding short circuit events when power switches are turning on or off. Although dead time is used in H-Bridge to avoid a shoot-through event from occurring, it will inevitably cause distortion and energy loss. Methods such as Dead Time Compensation (DTC) and Dead Time Elimination (DTE) are used for compensating power loss, voltage drop, and high distortion caused by dead time T_d . In many literatures, most of DTC or DTE are used in 2-level H-Bridge PWM system for motor drives and open-loop system. This thesis presents a DTC technology which is used in a single phase 2-level and 3-level Grid Connected H-Bridge Power Inverter. As result, except DTC technology, the technology of Phase Locked Loop (PLL) and PI current control are described and discussed as well. Moreover, MATLAB Simulink simulation results, and electrical circuit design experimental results about the DTC in Grid Connected Power Inverter presented in the thesis is discussed.

Content

	_
Chapter 1 Introduction	.5
1.1 Background1	.5
1.2 Motivation1	8
1.3 Contribution2	21
1.4 Thesis Structure2	23
Chapter 2 Background information and literature review	25
2.1 Introduction	25
2.2 H-Bridge Power Inverter2	26
2.2.1 H-Bridge Inverter2	26
2.2.2 PWM Control System in 2-level H-Bridge inverter	34
2.3 3-level H-Bridge inverter and its PWM control4	1
2.4 Dead Time Effect and Dead Time Compensation4	7
2.5 <i>LCL</i> filter5	50
2.6 Grid connected power inverter system5	3
2.6.1 Phase locked loop (<i>PLL</i>)5	3
2.6.2 Current controller	8
2.7 PV power system6	1
2.8 Analysis leakage current in PV grid connected power inverter6	i 3
2.9 Chapter Conclusion	58
Chapter 3 Dead time and Dead time compensation	59
3.1 Dead time effect in 2-level H-Bridge inverter6	59
3.2 Modelling and analysis of the deadtime process	
3.3 Dead Time Compensation of 2-level H-Bridge inverter	
3.3.1 Deadtime Compensation (<i>DTC</i>)	
3.3.2 Phase Lag Compensation (<i>PLC</i>)	
3.4 MATLAB Simulation of the dead time compensation in 2-level H-Bridge	
inverter	6
3.5 Dead Time effect analysis in 3-level H-Bridge inverter9	2
3.5.1 Dead Time effect at positive half period of $Vsin(t)$ 9	2
3.5.2 Dead Time effect at negative half period of $Vsin(t)$ 9	7

3.6 Dead Time Compensation in 3-level H-Bridge inverter101
3.7 MATLAB Simulink simulation of Dead Time Compensation in 3-level H-Bridge inverter
3.8 Chapter Conclusion113
Chapter 4 Power electronic hardware system design115
4.1 Design of <i>LCL</i> filter116
4.1.1 Inverter side inductor <i>Linv</i> design118
4.1.2 Capacitor <i>Cf</i> design120
4.1.3 Grid side inductor (<i>Lgrid</i>) design121
4.1.4 Damping resistor <i>Rd</i> design122
4.2 Grid Connected Power Inverter System124
4.2.1 Phase Locked Loop (PLL)124
4.2.2 PI current control128
4.3 Circuit design of H-Bridge inverter133
4.4 Current and voltage detector138
4.5 MAX913 current zero-crossing detector circuit design147
4.6 H-Bridge protection circuit design151
4.7 Chapter Conclusion164
Chapter 5 Microcontroller System Design166
5.1 The PWM system in microcontroller STM32F407ZGT6168
5.2 Design and implementation of Dead Time Compensation175
5.3 ADC Sampling in microcontroller182
5.4 Microcontroller system design of <i>PLL</i> 186
5.5 Microcontroller system design of <i>PI</i> current controller191
5.6 A summary of the whole <i>PWM</i> timing and control system194
5.7 Chapter Conclusion
Chapter 6 Simulation and Experimental Validation201
6.1 Dead Time compensation in H-Bridge201
6.2 PLL and PI current close-loop control212
6.3 Dead Time Effect and Dead Time Compensation operation with grid <i>PLL</i> and <i>PI</i> current control.

6.4 MATLAB Simulation validation of dead time effect and DTC operation		'C operation in
a Grid C	onnected 3-level H-Bridge Power inverter	232
6.5 Chap	ter Conclusion	239
Chapter 7	Conclusion and Future Plan	240
7.1 Thesi	s Conclusion	240
7.2 Futu	re work	244

List of Figure

Figure 2-1: Block Diagram of Grid Connected H-Bridge Power Inverter 26
Figure 2-2 : Basic Structure of H-Bridge Inverter28
Figure 2-3: (a) $VAB = +VDC$, $IAB > 0$. (b) $VAB = -VDC$, $IAB < 0$. (c)
Voltage and current waveform with restive load29
Figure 2-4: Output load voltage VAB and current IAB waveform with
inductive load30
Figure 2-5: Voltage and current direction in H-Bridge from when time t from
t0 to t4. (a) t0 to t1, (b) t1 to t2, (c) t2 to t3, (d) t3 to t431
Figure 2-6 : Control pulse Duty Cycle34
Figure 2-7: (a) Block diagram of PWM system. (b) waveform of $Vtri(t)$,
Vsin(t), $PWM1$, $PWM1$, $VAB(t)$ and $IAB(t)$ 37
Figure 2-8: Diagram of waveform of signal $Vsin(t)$, $Vtri(t)$ and output
<i>VAB(t)</i> in one <i>Tpwm</i> 39
Figure 2-9: (a) Block diagram of <i>PWM</i> system in 3-level H-Bridge inverter.
(b) PWM input and output signal and output voltage42
Figure 2-10: Relation between $Vsin(t)$, $Vtri1(t)$ and $VAB(t)$ during
positive half-cycle45
Figure 2-11: Relation between $Vsin(t)$, $Vtri2(t)$ and $VAB(t)$ during
negative half cycle46
Figure 2-12: LCL filter with damping resistor51
Figure 2-13 :A basic Phase Locked Loop54
Figure 2-14 : The block diagram of SRF- PLL55
Figure 2-15: Basic block diagram of <i>PLL</i> in single phase grid system56
Figure 2-16: PI current control in single phase grid connected power inverter.
59
Figure 2-17: PV grid connected power inverter with EMI filter63
Figure 2-18: Equivalent circuit for VAN and VBN64
Figure 2-19: Equivalent circuit of PV power inverter in VCM and VDM mode.
Figure 2-20 : Final equivalent circuit for PV power inverter system
Figure 3-1: <i>PWM</i> signal, Gate Signal, Switch Signal and output <i>VAB</i> when
IAB > 0
Figure 3-2: PWM signal, Gate Signal, Switch Signal and output VAB when
IAB < 0
Figure 3-3: Relation between signal difference $e(t)$ and output voltage VAB .
(a) $Td = 0$, (b) $Td > 0$ and $IAB > 0$, (c) $Td > 0$ and $IAB < 0$

Figure 3-29: $VR(t)$ with different conditions
Figure 3-30: resistor current $IR(t)$ under different conditions
Figure 3-31: waveform of output voltage $VR(t)$. (a) $Td = 2us$, (b) $Td = 3us$
112
Figure 4-1: Block Diagram of grid connected power inverter circuit 115
Figure 4-2: A basic electrical circle of <i>LCL</i> filter116
Figure 4-3: Block diagram of Grid connected H-Bridge inverter117
Figure 4-4: inverter side inductor voltage and max current ripple119
Figure 4-5: Bode diagram of LCL without damping resistor
Figure 4-6: Bode diagram of <i>LCL</i> with damping resistor123
Figure 4-7: dq reference frame in PLL system of grid125
Figure 4-8: Block diagram of PLL loop126
Figure 4-9: Block diagram about inverter and grid side voltage and current
in <i>dq</i> frame130
Figure 4-10: Block diagram of decoupling system131
Figure 4-11 : Close loop of PI current Control system131
Figure 4-12: Block Diagram of whole PI current control and PLL system.
132
Figure 4-13: The schematic circuit diagram of H-Bridge drive circuit134
Figure 4-14: Current flow in bootstrap circuit (a) When PWM1 is low and
PWM1 is high, (b) When PWM1 is high and PWM1 is low135
Figure 4-15: Schematic circuit diagram of main output circuit with sample
resistor139
Figure 4-16 : Schematic diagram of detector circuit140
Figure 4-17: voltage regulator for converting $+12V$ to $+5V$ supplying $VDD2$
143
Figure 4-18 : Detector module144
Figure 4-19: Schematic diagram of the offset voltage circuit for
Vdetect(Vgrid)145
Figure 4-20: Schematic diagram of MAX913 zero-crossing detect circuit.
148
Figure 4-21: The input and output signal of MAX913 comparator with
Schmitt trigger capacitor150
Figure 4-22: <i>IDC</i> protect circuit block diagram152
Figure 4-23: MAX913 Schmitt trigger comparator. (a) Electrical circuit,
(b)Hysteresis Curve of Schmitt trigger153
Figure 4-24: Protection circuit of switch SA —155

Figure 4-25: Protection system for leg A power switches in H-Bridge inverter.
161
Figure 4-26: Latch off circuit in protection system162
Figure 5-1: The Timer system and output PWM1 signal169
Figure 5-2: (a) VSIN[DP] and CNT in a Vsin period, (b) The CCR value in
the first and last 3 Tpwm periods173
Figure 5-3: The flowchart of CCR value update175
Figure 5-4: Block diagram of PWM system with DTC and PLC176
Figure 5-5: The CCR value with DTC system in the first and last 3 Tpwm
periods in a <i>Vsin</i> period178
Figure 5-6: Flowchart for PWM update interrupt featuring Dead Time
Compensation181
Figure 5-7: The first and last 3 Tpwm in a Vsin period with ADC sample.
183
Figure 5-8: Basic close-loop system for calculating VSIN LUT185
Figure 5-9: Block diagram of <i>PLL</i> 186
Figure 5-10: The example of calculation system with ADC ns sample188
Figure 5-11: The program flowchart of PLL system190
Figure 5-12: Block diagram of PI current controller191
Figure 5-13: The flowchart of PI current controller in microcontroller 194
Figure 5-14: Flowchart of Main calculation program196
Figure 5-15: Flowchart of PWM interrupt program with DTC and grid
connected system198
Figure 6-1: Block diagram of H-Bridge inverter with Dead time compensation
in open-circuit202
Figure 6-2: experimental result of VR and Vdetect(R)204
Figure 6-3: Experiment result of IR and Idetect(R)205
Figure 6-4: Current waveform Idetect(AB) and VQ output from MAX913
in <i>Vsin</i> period206
Figure 6-5: Zoom of <i>Idetect(AB)</i> and <i>VQ</i> during zero-crossing207
Figure 6-6: CCR value in VSIN LUT in PWM system in microcontroller208
Figure 6-7: Experiment result of output voltage VR when $Td = 1us$ and with
DTC&PLC compensation209
Figure 6-8: Experiment result of output current IR when $Td = 1us$ and with
DTC compensation210
Figure 6-9: Experiment result of output voltage VR (a) $Td = 2us$, (b) $Td = 2us$
3 <i>us</i>

Figure 6-10: Experiment result of output current IR (a) $Td = 2us$, (b) $Td = 2us$
3 <i>us</i> 211
Figure 6-11: Block diagram of Grid-connected H-Bridge power inverter
system213
Figure 6-12: MATLAB simulation result of $Vgrid(d)$ and $Vgrid(q)$ 214
Figure 6-13: The relation between grid voltage $Vgrid(t)$ and calculated grid
angle $\theta grid$ in MATLAB simulation215
Figure 6-14: Simulation of $Vgrid(t)$, $Igrid(t)$ and $Vsin(t)$ during initial
system217
Figure 6-15: Simulation result of dq axis current of $Igrid(t)$, $Igrid(d)$ and
<i>Igrid(q)</i> 218
Figure 6-16: Simulation result of inverter side fundamental dq -axis voltage.
219
Figure 6-17: Simulation result of fundamental inverter side voltage $Vinv(t)$.
Figure 6-18: Modulation signal $Vsin(t)$ in microcontroller produced from
the PI current control220
Figure 6-19: Simulation result of output waveform from grid connected H-
Bridge power inverter221
Figure 6-20: Simulation result of $Vgrid(t)$ and $Igrid(t)$ during initial time
with $Td = 1us$ 223
Figure 6-21: Simulation result of dq -axis current with $Td = 1us$ 223
Figure 6-22: Simulation result of $Vgrid(t)$ and $Igrid(t)$ during the initial
time with <i>DTC</i> system224
Figure 6-23: Simulation result of dq -axis current of $Igrid$ with DTC system
225
Figure 6-24: Simulation result of Vgrid, Igrid and Vinv waveform under
dead time effect and dead time compensation effect226
Figure 6-25: Simulation result of Vgrid, Igrid and Vinv waveform under
dead time effect and dead time compensation effect227
Figure 6-26: Experimental result of grid voltage <i>Vgrid</i> and output current
Igrid when $Td = 1us$ 228
Figure 6-27: Experimental result of grid voltage <i>Vgrid</i> and output current
<i>Igrid</i> when $Td = 1us$ and adding Dead time Compensation229
Figure 6-28: Experimental result of grid voltage <i>Vgrid</i> and output current
$Igrid \text{ when } Td = 2us. \dots 230$
Figure 6-29: Experimental result of grid voltage <i>Vgrid</i> and output current
Igrid when $Td = 2us$ and with Dead time compensation230

Figure	6-30: Grid Connected 3-level H-Bridge power inverter MATLAB
Sin	nulation233
Figure	6-31: Simulation result of $Vgrid(t)$ and comparation of $Igrid(t)$
unc	der different conditions during initial time234
_	6-32: Simulation result of $Igrid(d)$ and $Igrid(q)$ with $Td = 1us$
Figure	6-33: Simulation result of $Igrid(d)$ and $Igrid(q)$ with DTC eration236
unc	6-34: Simulation result of $Vgrid(t)$, and comparation of $Igrid(t)$ der different conditions after steady-state of PI current controller.
Figure (6-35: Simulation result of $Vgrid(t)$, and comparation of $Igrid(t)$ der different conditions after steady-state of PI current controller
wit	h $Td = 2us$ 238

List of Table

Table 1: switching status and output voltage VAB relation44
Table 2: Output voltage of 2-level H-bridge inverter and switches sequence.
Table 3: Total output voltage in Asymmetric system which L1=L and L2=0.
67
Table 4: Total output voltage in Symmetric system which $L1=L2=\frac{L}{2}$ 67
Table 5 : Parameter in the <i>LCL</i> filter design118
Table 6: Parameter in H-Bridge inverter circuit and <i>PWM</i> system202
Table 7: parameter in grid-connected H-Bridge power inverter213

List of Symbol

zest of zymoot	
Name	Symbol
DC Power Supply	V_{DC}
Output voltage from H-Bridge	V_{AB}
Average Voltage	V_{AV}
Fundamental Voltage of V_{AB}	V_{inv}
Grid Voltage	V_{grid}
Peak Grid Voltage	\hat{V}_{grid}
Inverter side Current	I_{AB}
Grid side Current	I_{grid}
Peak Grid Current	\hat{I}_{grid}
Phase Locked Loop	PLL
Proportional-Integral Current Control	PI Current Control
d -axis Grid Voltage	$V_{grid(d)}$
q -axis Grid Voltage	$V_{grid(q)}$
d -axis Grid current	$I_{grid(d)}$
q -axis Grid current	$I_{grid(q)}$
Proportional parameter of PLL	$K_{p(PLL)}$
Integral parameter of PLL	$K_{i(PLL)}$
Proportional parameter of Current	$K_{p(PI)}$
Control	P ()
Integral parameter of Current Control	$K_{i(PI)}$
Calculated voltage from PI Current	V_{con}
Controller	
Reference d -axis Grid Voltage	$V_{d(ref)}$
Reference q -axis Grid Voltage	$V_{q(ref)}$
Reference d -axis Grid Current	$I_{d(ref)}$
Reference q -axis Grid Current	$I_{q(ref)}$
Reference Modulation Signal	V_{sin}
Peak voltage of V_{sin}	V_{sin}
Carrier signal	V _{tri}
Peak voltage of V_{tri}	$\widehat{m{V}}_{tri}$
Modulation index	m_i
Duty Cycle	D
Duty Cycle of V_{AB}	D_{AB}
Sinusoidal Pulse Width Modulation	SPWM
PWM frequency	f_{pwm}
Modulation signal frequency	f_{sin}
Grid frequency	f_{grid}
Dead Time Compensation	DTC
Deadtime Compensation	DTC
Phase Lag Compensation	PLC
Dead Time Elimination	DTE
Dead Time	T_d

Dead Time Error	V_e
Dead Time Duty Cycle	D_{T_d}
Dead Time Voltage Reduction	V_{DT}
Dead Time Compensation Voltage	V_{DTC}
Phase Lag Compensation Voltage	V_{PLC}
Inverter side inductor	L_{inv}
Inverter side ESR	R_{inv}
Grid side inductor	L_{grid}
Grid side ESR	R_{grid}
Filter Capacitor	C_f
Damping Resistor	R_d

Chapter 1

Introduction

1.1 Background

transforming electrical energy using the various types of semiconductor power devices, thereby ensuring electrical products are able to work in the right situation and giving the highest efficiency. There are four main types of power electronic converters, DC to DC (buck, boost), AC to AC (frequency conversion), AC to DC (rectifier) and DC to AC (inverter). Power converter could not only change the waveform of voltage and current, but also change other parameters such as frequency and phase angle etc. The concept and principle of inverter has already been mentioned by David Prince in 1925 through an article in the GE review titled "The Inverter" [1]. Based on research on rectifier device, David Prince gave the idea about converting DC power to AC power or signal, which encouraged the research not only on the inverter, but also the research on thyristor decade later with the advent of semiconductor devices. The development of inverter was challenging and time consuming due to the limits of power devices. Before 1956, the research about inverter is based on rectifier device such as highvacuum or gas-discharge tube [2]. As result, output power, AC waveform and efficiency are poor. It was not until research regarding the first thyristor was published, spurring investment from industry in 1956, after which the development of power inverter

What is the power electronic converter? It is an essential piece of technology for

started to grow up quickly. After invention of thyristor, the growing process of power inverter could be separated into three stages.

The first stage was from 1956 to 1980. The function of thyristor is similar to a diode, limiting the current flow direction. The difference between thyristor and diode is that thyristor could be turned "on" or "off" through the gate signal and it is because of this controllable characteristic that it is able to be utilised in inverter circuits. Voltage-Regulated SCR (Silicon-Controlled Rectifier) inverter was published first. After that, researchers realize that it was important to improve the output waveform from power inverter by designing better strategy to control gate signal. As result, in 1964, F.G.Turnbull put forward strategy "Selected Harmonic Reduction" method for use in the power inverter [3]. This method reduced troublesome harmonics and gave an output waveform which closer to a sinusoidal waveform. This method led to the basic idea for the future research and design on Pulse-Width Modulation (PWM) method. Between 1956 and 1980, most of power devices, thyristor mainly, could only work in low switching frequency. As result, most of inverters could only gave low frequency output around 400Hz. At that time, the size of the power inverter, transformer and filter were large, and also the transfer efficiency of inverter was low.

The second stage was from 1981 to 2000. During this stage, the design of power inverter was based on high switching frequency power devices such as Gate Turn-off Thyristor, MOSFET (Metal-Oxide-Semiconductor field-effect transistor) and IGBT (Insulated-

gate Bipolar Transistor) etc. Many electrical equipment such as transformer and filter inductor are related to the switching frequency which needs to be attenuated to improve output waveform fidelity. With higher switching frequency, the size of transformer and inductor can be smaller, which decreasing cost. Higher switching frequencies also afford a larger separation from output fundamental waveform, thereby, reducing the attenuation burden on the filter. As result, increasing switching frequency in the PWM system for driving power inverter is of great importance during this time.

The third stage starts after 2000. Although increasing switching frequency is desirable, increasing it without limit causes issues such as Skin effect, Electromagnetic interface and switching energy loss on power devices are becoming more significant. An important question arises in how to balance energy loss and frequency to reach the highest efficiency. In order to decrease the power loss on power devices, soft-switching technologies such as zero-voltage and zero-current switch had been developed. In addition, multi-level inverter technologies were becoming more popular, and since has become one of the main areas in development of inverter. The advantage of multi-level inverter is that it makes an output AC waveform with smaller voltage quantization transitions, and this lowers total harmonic distortion and decreases power loss in every single power device in an inverter. After 2000, the technologies on microelectronics, computers, intelligent control, and software keep developing. As result, *PWM* control technologies are becoming more intelligent, efficient and complex, which increases the output efficiency of power inverters.

Power inverters are widely used in many areas – motor drive, induction heater and air conditioner etc. Nowadays, power inverters are important in developing renewable energy technologies such as wind power and solar power. The aim of developing these renewable energy technologies is to decrease the use of non-renewable energy such as fossil fuel and coal and decrease greenhouse gas emissions. In addition, with the new goal of government policy in global areas, further boosting development of renewable. Achieving Zero-Carbon in 2050 is one of the most important goals in the UK [4][5]. Zero-Carbon is important not only in the UK, but also in the whole world [6]. From the global forecast summary in [7][8], renewable electricity capacity has increased from 750GW in 2016 to 950GW in 2024. And then the capacity goal in 2030 is at least 11000GW. In renewable energy technologies, Photovoltaic solar (PV) technology is a popular and fast-growing technology. The electric capacity of PV power increased from 90GW in 2016 to 400GW in 2024 [7]. Grid Connected PV power inverter system is a main research area in PV power technology. It transfers DC energy from PV panels to AC output into Grid. Power inverter is very important since it directly influences the efficiency of energy transfer from PV to Grid. As result, switching speed, control technologies and power inverter structure are important research areas in Grid connected PV power system.

1.2 Motivation

With development of renewable energy technologies, higher efficiency power inverter system is required. In any power inverter, a dead time interval is necessary to guarantee a certain time for both devices in a single leg to be 'off' to avoid short circuit event during the commutation of power switches. Although dead time can ensure no short circuit event in *PWM* control, it will inevitably cause distortion since a diode is needed to conduct inductive load current especially during current zero-crossing. In addition, it will cause more problems such as power loss and output voltage reduction etc. In summary, without modification dead time usually negatively affects the performance of the power inverter since without dead time the devices turn-on and off would crossover giving rise to shoot-through, and this would increase power dissipation; the achieved maximum and/or minimum pulse width is affected, and the bridge voltage is not easily controlled at zero current crossings. As result, some technologies such as Dead Time Elimination (DTE) and Dead Time Compensation (DTC) are used to decrease dead time effect in power inverters.

Most DTC and DTE are used in 2-level power inverter in motor drives since the output current and voltage drop directly influences output power on motor. In addition, the voltage and current fluctuation during zero-crossing also influence motor drives. As result, they are used in the power inverter in motor drives for solving the reduction of voltage and current, and the fluctuation during zero-crossing. Main difference between DTC and DTE is current polarity detect method.

On the other hand, some DTC and DTE are also used in grid-connected power inverter. They focus on eliminating the distortion caused by dead time effect during zero-crossing through regulating the close-loop calculations (PLL, PI, PID control etc). Around 2005 technology dictated the dead time (T_d) is usually to be set larger than 5us because of the switching speed of power switch is slow at that time. With new material and technologies for building power switch, switching speed is much faster now. By using high switching speed (short turn on and off time) power switch, dead time T_d can be set to very short ($T_d < 0.5us$). As result, dead time effect is ignored in research when dead time is very short. On the other hand, very high-speed power switch is expensive which increase the cost in product. Besides, the default dead time in most PWM driver IC and microcontroller is 1us or more.

On the other hand, **0.5** us dead time is short in the power inverter system with **20**kHz switching frequency. What if switching frequency is increased to **60**kHz or higher, then **0.5** us dead time is long in this much higher switching frequency power inverter system. In the future, the turn-on and turn-off time of power switches will be shorter which decrease the dead time. But with the increase of requirement of higher switching frequency, the dead time effect will be more serious.

In conclusion, the technology for compensating dead time effect is still necessary in power inverter system.

1.3 Contribution

In this thesis, a novel Dead Time Compensation (DTC) used in single phase Grid Connected 2-level and 3-level Power Inverter system will be introduced and described. The DTC is consisted of two parts, a deadtime value Compensation (*DTC*) and a Phase Lag Compensation (*PLC*). All contribution presents in this thesis focuses on proving accurate and stable DTC system in grid-connected H-Bridge power inverter. This section presents the contributions in this thesis mainly in Chapter 2, Chapter 3, Chapter 4 and Chapter 5.

Chapter 2

- Literature review and summary of DTC and DTE technologies.
- Literature review of various of **PLL** system, $\alpha\beta$ signal transfer method in single phase system.
- Literature review of technologies of current controller in grid connected systems.

Chapter 3

- Deadtime Compensation (*DTC*) operation in 2-level H-Bridge *SPWM* compensating power reduction and distortion caused by dead time.
- Phase Lag Compensation (*PLC*) in 2-level H-Bridge *SPWM* compensating every phase lag caused by dead time and every signal transfer time delay between output
 PWM signal and power switches.

- Deadtime Compensation (*DTC*) operation in 3-level H-Bridge Level-shift *SPWM*.
- Phase Lag Compensation (*PLC*) operation in 3-level H-Bridge Level-shift *SPWM*.

Chapter 4

- Detail of **PI** parameter calculation in **PLL** and **PI** current controller, and decoupling system in **PI** current controller.
- An improved current detector based on *ACPL*_7900 available for detecting high switching frequency component of output current from H-Bridge inverter.
- An improved current polarity detector flows the current detector for providing accurate current direction information for DTC system.

Chapter 5

Providing flowchart detail of how the DTC (*DTC* & *PLC*) is operated and cooperated with *PLL* and *PI* current controller without changing their calculation progress in STM32F407 microcontroller.

1.4 Thesis Structure

Chapter 2

Providing background information and literature review. Section 2.1 provides a short introduction of whole grid-connected power inverter system. Section 2.2 describes the structure of a H-Bridge inverter and *SPWM* system of 2-level H-Bridge inverter system. Section 2.3 describes the *SPWM* system in a 3-level H-Bridge inverter. Section 2.4 provides literature review about DTC and DTE technologies. Section 2.5 provides the background information and basic structure of a low-pass filter *LCL*. Section 2.6 introduces the basic information about Phase-Locked Loop (*PLL*) and *PI* current controller in a grid connected system. Section 2.7 and 2.8 provides the literature review about challenge and technologies in PV power system.

Chapter 3

Section 3.1 and 3.2 describes the detail of dead time effect in a 2-level H-Bridge inverter including the effect on output voltage, duty cycle and distortion. Section 3.3 describes DTC system operation in a 2-level H-Bridge inverter. Section 3.4 presents a MATLAB Simulink simulation about DTC operation in an open-loop 2-level H-Bridge inverter. Section 3.5 and 3.6 describes the detail of dead time effect and DTC system in a 3-level H-Bridge inverter system. Then, in section 3.7, a simulation of DTC operation in an open-loop 3-level H-Bridge inverter is shown.

Chapter 4

This chapter focuses on describing the design of experimental platform for DTC operation in grid connected H-Bridge inverter. Section 4.1 provides detail of every component design in a low-pass filter *LCL*. Section 4.2 provides detail about design of *PLL* and *PI* current controller, including the calculation of *PI* (Proportional and Integral) compensator parameters. From section 4.3 to 4.6, the design of power switch drive circuit, detector, current polarity detector and safety modules is described.

Chapter 5

This chapter introduces microcontroller system design of *PWM*, DTC, *PLL* and *PI* current controller. And then providing detail about how the *SPWM*, *DTC*, *PLL* and *PI* current controller cooperates in the microcontroller STM32F407.

Chapter 6

Section 6.1 presents the experimental results of current and voltage detector operation, and then the results of current polarity detector operation in DTC system. Section 6.2 and 6.3 together present the Simulation and Experiment validation about dead time effect and DTC operation in a grid connected 2-level H-Bridge inverter. Finally, section 6.4 shows only the MATLAB simulation result of dead time effect and DTC operation in a grid connected 3-level H-Bridge power inverter.

Chapter 2

Background information and literature review

The previous chapter set out the goals of the research and described the motivation in this project. This chapter reviews relevant research publications providing further insight into the topic and provides a benchmark for the present state-of-the-art. Prior to reviewing the literature, the basic structure of the power electronic converter system is introduced.

2.1 Introduction

This project focuses on developing a grid connected power inverter system. Fundamentally this system consists of an H-Bridge power inverter, pulse width modulator (*PWM*) system, *PI* current controller and a *PLL* to synchronize inverter system to grid as shown in **Figure 2-1**

Operation of the system is as follows:

With reference to **Figure 2-1**, DC power is transformed into AC via the single-phase inverter stage which then injects AC currents into the grid. The input signals to system are active and reactive power demands and the output is an AC voltage waveform which is synchronized to the grid and an AC current which is phase-shifted from the AC

voltage to inject the requested reactive power. The inverter itself consists of a H-bridge inverter power stage, *PWM* generator, *PI* current controllers and a phased-locked loop (*PLL*) for synchronizing the inverter output to grid. The inverter output voltage is filtered by a *LCL* filter before connecting to grid.




Figure 2-1: Block Diagram of Grid Connected H-Bridge Power Inverter.

2.2 H-Bridge Power Inverter

2.2.1 H-Bridge Inverter

Power inverter is a system which transfers DC power to AC power, and it is widely used in many areas such as motor control, grid power system and renewable energy transfer systems. Of the many types of inverter circuits described in the literature, half-bridge and H (full) bridge are still the most popular due to low-component count and the inherent cost advantage this brings. The work described in this thesis is focused on

H-bridge due to its lower voltage overhead requirements when compared to the half-bridge inverter.

Figure 2-2 shows a basic structure of H-Bridge inverter which consists of four power switches such as MOSFET and IGBT. In this project, the MOSFET power switch is used in the design of H-Bridge inverter.

H-Bridge inverter contains two power switch legs A and B, and each leg contains two power switches with the symbol + denoting the high-side device and – denoting the low-side device. Thus, leg A consists of switches SA + and SA –, while the leg B consists of switch SB + and SB – DA + and DA – are the freewheeling diodes of power switches in leg A, DB + and DB – are the freewheeling diodes of power switches of leg B. In MOSFET power switches, all freewheeling diode functions are achieved by body diodes between drain and source terminals om MOSFET.

The output of leg A is labelled as node A, and the output of leg B is labelled node B and the load is connected between these two nodes. The PWM1 and $\overline{PWM1}$ are complementary PWM signals used to control the respective switches. The PWM system is described later in this section.




Figure 2-2: Basic Structure of H-Bridge Inverter.

2-level H-bridge produces a bipolar output voltage V_{AB} . As shown in Figure 2-3 (a), when the switches SA + and SB - are turned on, switches SA - and SB + are turned off. Current flows from leg A to leg B, with a positive peak current ($I_{AB} = +I_{peak}$), and the load voltage $V_{AB} = +V_{DC}$. When the switches SA + and SB - are turned off, the switches SA - and SB + are turned on, current flows from leg B to leg A, as shown in Figure 2-3 (b). So, the current direction is negative ($I_{BA} = -I_{AB}$) and the load voltage is $V_{AB} = -V_{DC}$. Figure 2-3 (c) shows the load voltage and current waveforms for a resistive load H-Bridge inverter.




Figure 2-3 : (a) $V_{AB}=+V_{DC}, I_{AB}>0$. (b) $V_{AB}=-V_{DC}, I_{AB}<0$. (c) Voltage and current waveform with restive load.

With an inductive load the behavior of H-Bridge is different. The output current with an inductive load cannot change instantaneously. After the inductor flux has been established it will act as current source, and it will continue to maintain current flow (both amplitude and direction) regardless of the status of the switching devices. As result, the freewheeling diodes (body diodes) of switches are used for maintaining the

current path when the power switches are turned off. **Figure 2-4** and **Figure 2-5** shows the direction of output voltage and current between the leg **A** and **B** of H-Bridge when the load is inductive.




Figure 2-4 : Output load voltage V_{AB} and current I_{AB} waveform with inductive load.




Figure 2-5: Voltage and current direction in H-Bridge from when time t from t_0 to t_4 . (a) t_0 to t_1 , (b) t_1 to t_2 , (c) t_2 to t_3 , (d) t_3 to t_4 .

Before time t_0 , the switch SA + and SB - are kept off, while SA - and SB + are kept on. The load voltage $V_{AB} = -V_{DC}$ and load current $I_{AB} = -I_{peak}$. At time t_0 , SA + and SB - turns on, while SA - and SB + turns off, $V_{AB} = +V_{DC}$. From time t_0 to t_1 , the energy stored in inductive load start to release, current keeps flowing from leg B to

leg A. Because MOSFET switch is bidirectional after it is conducted, the load current I_{AB} flows from leg B to leg A through the SB — and SA + as shown in Figure 2-5(a). At time t_1 , the energy stored in load inductance has been fully released, hence the current reaches to 0A. From t_1 to t_2 , the switches SA + and SB — are still on, while SA — and SB + are still off, V_{AB} is still equal to $+V_{DC}$. The load current I_{AB} flows from leg A to leg B through SA + and SB —, which is shown in Figure 2-5 (b). The inductive load is charged at positive direction and I_{AB} start to increase.

At time t_2 , the switches SA + and SB - turns off, while SA - and SB + turns on, load voltage V_{AB} changes from $+V_{DC}$ to $-V_{DC}$. The load current I_{AB} reaches to the $+I_{peak}$. From t_2 to t_3 , the energy stored in the load starts to release and this maintains current flow from leg A to leg B through the SA - and SB + as shown in Figure 2-5(c).

At time t_3 , the energy in inductive load is fully released, hence I_{AB} decrease to 0. From t_3 to t_4 , SA — and SB + are still on, while SA + and SB — are still off, V_{AB} is still equal to $-V_{DC}$. The load current I_{AB} start to flow from leg B to leg A through the SB + and SA — as shown in Figure 2-5 (d). During this time, the inductive load is charged in negative direction, which increases from 0 to $-I_{peak}$.

The time t_4 is equal to $t_0 + T_{PWM}$, where T_{PWM} is the period time of PWM wave. At this time, I_{AB} reaches to $-I_{peak}$ and a new PWM period starts.

From time t_3 to t_4 , switches SA + and SB - turns on (SA - & SB + off), $V_{AB} = +V_{DC}$. Now, the energy stored in the inductor starts to release, current keeps flowing from leg B to leg A through switches SA + and SB -. I_{AB} increases from $-I_{peak}$ to 0.

In conclusion, when I_{AB} is positive, the inductor is charged when $V_{AB} = V_{DC}$, while discharged when $V_{AB} = -V_{DC}$. When I_{AB} is negative, the inductor is charged when $V_{AB} = -V_{DC}$, while discharged when $V_{AB} = +V_{DC}$. It is clear to see that the output current is only conducted by the MOSFET power switches in ideal H-Bridge, and the voltage drop on power switches is zero since the resistance of switches is 0 ideally. If the power switches are changed to IGBT, the inductive current from inductive load will be conducted by extra free-wheeling diodes, which may cause voltage drop on diodes. In addition, the effect of diode recovery will affect the system under high frequency. In the previous discussion, the switches turn on and off at low frequency, and the duty cycle of switches is always 50%. It is clear to see that the energy in the inductor is released and stored completely during the work of the H-Bridge. The inductor in load acts as a filter, which changes the waveform shape of output current and voltage. Comparing the load current waveform in Figure 2-3 (c) and Figure 2-4, I_{AB} is changed from square wave to a triangle wave after inductive filter, but still far from a sin or cos waveform. The output from H-Bridge is related to the filter and circuit design of load. In addition, the control system of H-Bridge is very important. In the next section, the **PWM** control system is described.

2.2.2 PWM Control System in 2-level H-Bridge inverter

Before describing **PWM** system, two definitions relating to **PWM** system needed to be described, which are Duty Cycle and Fundamental signal.

The duty cycle is the ratio of ON time T_{on} of the switch to the PWM time period T_{PWM} . The PWM time period T_{PWM} is fixed which is equal to the total time of T_{on} and T_{off} time. Figure 2-6 shows the duty cycle change of a control pulse and equation (1) presents the calculation of duty cycle. The duty cycle of control pulse in PWM system decides the duty cycle of output voltage $V_{AB}(t)$ from H-Bridge inverter.




Figure 2-6: Control pulse Duty Cycle.

$$Duty Cycle = D = \frac{T_{on}}{T_{PWM}}$$
 (1)

Fourier analysis demonstrates that a repeating signal f(t) can be represented by an infinite series of sin/cos waveforms. Typically, a waveform is decomposed into integer multiples of its fundamental frequency ω_0 where the coefficients associated with each sin/cos term represent the contribution of a particular harmonic component. The Fourier series and fundamental signal are important in H-Bridge inverter and PWM system as they are used to determine the total harmonic distortion (THD) in the output voltage/current waveforms and help in the design of the output filter. THD is used for checking how much noise or other signals are mixed with the fundamental signal. The definition of the Fourier series is given below where equation (2) shows how a time varying signal f(t) can be decomposed into an infinite sum of sine and cosine terms. Equations (3)-(5) define the coefficients for (2). Equations (6) and (7) define the complex form of the Fourier series.

$$f(t) = \frac{a_0}{2} + \sum_{n=1}^{\infty} [a_n \cos(n\omega_0 t) + b_n \sin(n\omega_0 t)]$$
 (2)

$$a_0 = \frac{2}{T} \int_0^T f(t)dt = 0 (no bias)$$
 (3)

$$a_n = \frac{2}{T} \int_0^T f(t) \cos(n\omega_0 t) dt$$
 (4)

$$b_n = \frac{2}{T} \int_0^T f(t) \sin(n\omega_0 t) dt$$
 (5)

$$f(t) = \sum_{n=-\infty}^{n=\infty} C_n e^{in\omega_0 t}$$
 (6)

$$C_n = \frac{1}{T} \int_0^T f(t)e^{-in\omega_0 t} dt \tag{7}$$

Sinusoidal PWM (SPWM) is commonly used in controlling power switches in H-Bridge inverters. Figure 2-7 (a) shows the block diagram of a Sinusoidal Pulse Width Modulation (SPWM) system. $V_{sin}(t)$ is the reference sine waveform which is called modulation signal, and it is the amplitude and frequency of this waveform which influences amplitude and frequency of output waveform from inverter. $V_{tri}(t)$ is the triangle wave which is called carrier signal. The signals PWM1 and $\overline{PWM1}$ are output PWM signal produced by comparing two signals $V_{sin}(t)$ and $V_{tri}(t)$, they are used for controlling the gate of power switches.

In a 2-level H-Bridge inverter, the switches SA + and SB - are controlled by PWM1, while $SA - \text{and } SB + \text{are controlled by } \overline{PWM1}$. In Figure 2-7, the values 0 and 1 correspond to conduction states of the switches with 0 being off (not conducting) and 1 being on (conducting). The signal PWM1 and $\overline{PWM1}$ are complementary. When $V_{sin}(t) > V_{tri}(t)$, PWM1 = 1 (SA + & SB - are on) and $\overline{PWM1} = 0$ (SA - & SB + are off), $V_{AB}(t) = +V_{DC}$. This time is on time T_{on} . When $V_{sin}(t) < V_{tri}(t)$, PWM1 = 0 (SA - & SB + are off) and $\overline{PWM1} = 1$ (SA - & SB + are on). $V_{AB}(t) = -V_{DC}$. This time is off time T_{off} .




Figure 2-7 : (a) Block diagram of PWM system. (b) waveform of $V_{tri}(t), V_{sin}(t),$ $PWM1, \overline{PWM1}, V_{AB}(t) \text{ and } I_{AB}(t).$

For the description that follows it has been assumed that the load has been inductively filtered and the corner frequency of the inductive filter is significantly lower than PWM frequency but higher than the sinusoid frequency such that the current is sinusoidal with a small ripple and has negligible phase shift with respect to the reference. With SPWM control system, the duty cycle of $V_{AB}(t)$ varies according to the reference signal

 $V_{sin}(t)$. The duty cycle also influences the energy charge and release in the inductive load, which influences the increase or decrease of $I_{AB}(t)$.

The reference modulation signal $V_{sin}(t)$ is a per unit value which represents a low frequency sin waveform with equation (8).

$$V_{sin}(t) = \widehat{V}_{sin} * \sin(\omega_{sin} t) \quad \omega_{sin} = 2\pi f_{sin} \quad f_{sin} = \frac{1}{T_{sin}}$$
 (8)

where \hat{V}_{sin} is the peak value of $V_{sin}(t)$, f_{sin} is the frequency of $V_{sin}(t)$ and it is also the fundamental frequency of output waveform from H-Bridge inverter. $V_{tri}(t)$ is a triangle carrier wave which changes between $\pm \hat{V}_{tri}$ with high carrier frequency f_{tri} . In equation (9), \hat{V}_{tri} is the peak voltage of $V_{tri}(t)$, the f_{pwm} is the high carrier frequency which is also the PWM frequency. During the first half PWM period from 0 to $\frac{T_{pwm}}{2}$, $V_{tri}(t)$ increases from negative peak value $-\hat{V}_{tri}$ to positive peak value \hat{V}_{tri} during half PWM period from $\frac{T_{pwm}}{2}$ to T_{pwm} , $V_{tri}(t)$ is decreasing from $+\hat{V}_{tri}$ to $-\hat{V}_{tri}$.

$$V_{tri}(t) = \begin{cases} \frac{4\hat{V}_{tri}}{T_{pwm}} * t - \hat{V}_{tri} & 0 < t < \frac{T_{pwm}}{2} \\ \hat{V}_{tri} - \frac{4\hat{V}_{tri}}{T_{nwm}} * t & \frac{T_{pwm}}{2} < t < T_{pwm} \end{cases} \qquad T_{pwm} = \frac{1}{f_{pwm}}$$
(9)

Figure 2-8 shows the zoomed diagram of waveform of signal $V_{sin}(t)$, $V_{tri}(t)$ and $V_{AB}(t)$ in a single PWM period. Because frequency of $V_{tri}(t)$ is much higher than $V_{sin}(t)$, after zooming in one period of $V_{tri}(t)$, the $V_{sin}(t)$ can be seen as a constant value. In PWM system, for avoiding over modulation, the peak value of modulation waveform \hat{V}_{sin} is lower than $\hat{V}_{tri}(-\hat{V}_{tri} < V_{sin}(t) < \hat{V}_{tri})$.




Figure 2-8 : Diagram of waveform of signal $V_{sin}(t)$, $V_{tri}(t)$ and output $V_{AB}(t)$ in one T_{nwm}

In SPWM system, the total time of one PWM period is T_{PWM} which is equal to $T_{on} + T_{off}$. The duty cycle $D = \frac{T_{on}}{T_{PWM}}$ and it is related to the ratio between $V_{sin}(t)$ and $V_{tri}(t)$. Using the similar triangle method the D can be calculated as equation (10) below.

$$D = \frac{T_{on}}{T_{pwm}} = \frac{V_{sin}(t) + \hat{V}_{tri}}{2\hat{V}_{tri}} = \frac{1}{2} \left[\frac{V_{sin}(t)}{\hat{V}_{tri}} + 1 \right]$$
(10)

Since the modulation signal $V_{sin}(t) = \hat{V}_{sin} * \sin(\omega_{sin}t)$, equation (10) can be equivalent to equation (11).

$$D = \frac{1}{2} \left[\frac{V_{sin}(t)}{\widehat{V}_{tri}} + 1 \right] = \frac{1}{2} \left[\frac{\widehat{V}_{sin}}{\widehat{V}_{tri}} * sin(\omega_{sin}t) + 1 \right]$$
(11)

As shown in equation (12), the ratio between $V_{sin}(t)$ and \hat{V}_{tri} is termed m_i which is called Modulation Index in SPWM system. Then equation (13) shows the D related to the m_i .

$$m_{i} = \frac{V_{sin}(t)}{\widehat{V}_{tri}} = \frac{\widehat{V}_{sin}}{\widehat{V}_{tri}} * sin(\omega_{sin}t)$$
 (12)

$$D = \frac{1}{2}[m_i + 1] \tag{13}$$

The voltage after low-pass filter of $V_{AB}(t)$ is $V_{inv}(t)$ and its equation is,

$$V_{inv}(t) = V_{DC} * m_i \tag{14}$$

Now, it is clear to see that the D is varies with the modulation signal $V_{sin}(t)$, so as the $V_{inv}(t)$. The voltage $V_{inv}(t)$ is also the fundamental voltage signal of $V_{AB}(t)$. In conclusion, the parameter of modulation signal $V_{sin}(t)$ decides the frequency, amplitude and phase of output voltage and current from inverter. As shown in Figure 2-7 (b), the load voltage $V_{AB}(t)$ is a high frequency pulse wave changed between $\pm V_{DC}$, and the load current $I_{AB}(t)$ is a waveform consisted of a low frequency sin wave with fundamental frequency f_{sin} plus a small ripple wave with high f_{pwm} frequency. A suitable low pass filter is required to filter high frequency part from load voltage and current, only leaving the fundamental composition. The design of filter is related to the f_{pwm} . Normally, the inductor filter is chosen to have corner frequency lower than f_{pwm} . As result, increasing switching frequency to increase f_{pwm} in PWM system is one important research now. The typical technology is the development of GaN material power switches.

2.3 3-level H-Bridge inverter and its *PWM* control

In the previous two sections, the basic operation of a H-Bridge inverter and its SPWM system are described. With a modulation signal $V_{sin}(t)$ and a carrier signal $V_{tri}(t)$, the SPWM signal is produced to drive the power device in a 2-level H-Bridge inverter. In this section, the 3-level H-Bridge inverter and its SPWM system will be introduced. The 3-level H-Bridge inverter is a kind of multi-level power inverters. The electrical circuit structure of H-Bridge inverter in 2-level and 3-level system are same which shown in Figure 2-2 in section 2.2.1, but with different SPWM control system. Figure 2-9 shows the block diagram of SPWM system of 3-level H-Bridge power inverter.




Figure 2-9: (a) Block diagram of *PWM* system in 3-level H-Bridge inverter. (b) *PWM* input and output signal and output voltage.

As shown in Figure 2-9 (b), the output voltage from H-Bridge inverter $V_{AB}(t)$ with 3-level SPWM system is changed between $+V_{DC}$, 0V and $-V_{DC}$.

Referring to Figure 2-9 (a), SA side switches and SB side switches are controlled separately by two PWM output signals PWM1 and PWM2. As result, in 3-level SPWM system, two carrier signals are required which are $V_{tri1}(t)$ and $V_{tri2}(t)$. Equation (15) and (16) show equation of $V_{tri1}(t)$ and $V_{tri2}(t)$.

$$V_{tri1}(t) = \begin{cases} \frac{2\hat{V}_{tri}}{T_{pwm}} * t & 0 < t < \frac{T_{pwm}}{2} \\ \hat{V}_{tri} - \frac{2\hat{V}_{tri}}{T_{pwm}} * t & \frac{T_{pwm}}{2} < t < T_{pwm} \end{cases} \qquad T_{pwm} = \frac{1}{f_{pwm}} \qquad (15)$$

$$V_{tri2}(t) = \begin{cases} \frac{2\hat{V}_{tri}}{T_{pwm}} * t - \hat{V}_{tri} & 0 < t < \frac{T_{pwm}}{2} \\ -\frac{2\hat{V}_{tri}}{T_{pwm}} * t & \frac{T_{pwm}}{2} < t < T_{pwm} \end{cases} \qquad T_{pwm} = \frac{1}{f_{pwm}} \qquad (16)$$

$$V_{tri2}(t) = \begin{cases} \frac{2\hat{V}_{tri}}{T_{pwm}} * t - \hat{V}_{tri} & 0 < t < \frac{T_{pwm}}{2} \\ -\frac{2\hat{V}_{tri}}{T_{pwm}} * t & \frac{T_{pwm}}{2} < t < T_{pwm} \end{cases} \qquad T_{pwm} = \frac{1}{f_{pwm}}$$
(16)

Referring to Figure 2-9 (b), signal $V_{tri1}(t)$ is a triangle waveform changes between 0V and $+\hat{V}_{tri}$ with f_{pwm} . Signal $V_{tri2}(t)$ is a triangle waveform changes between $-\hat{V}_{tri}$ and 0V with the same f_{pwm} . The frequency and phase of $V_{tri1}(t)$ and $V_{tri2}(t)$ are same with different voltage bias, so, this type of SPWM multi-level control is named as Level-Shift SPWM control.

The output of PWM signals PWM1 and $\overline{PWM1}$ are complementary, PWM2 and $\overline{PWM2}$ are complementary. The power switch SA + and SA - are controlled by **PWM1** and $\overline{PWM1}$. The SB + and SB - are controlled by $\overline{PWM2}$ and PWM2. As shown in Figure 2-9 (a), the production of **PWM1** signal is only related to $V_{sin}(t)$ and $V_{tri1}(t)$. While the **PWM2** is only related to $V_{sin}(t)$ and $V_{tri2}(t)$.

When $V_{sin}(t) > V_{tri1}(t)$, PWM1 = 1 (SA + is on), while $\overline{PWM1} = 0$ (SA - is off). When $V_{sin}(t) < V_{tri1}(t)$, PWM1 = 0 (SA + is off), while $\overline{PWM1} = 1$ (SA - is on). On the other hand, when $V_{sin}(t) > V_{tri2}(t)$, PWM2 = 1 (SB - is on), while $\overline{PWM2} = 0$ (SB + is off). When $V_{sin}(t) < V_{tri2}(t)$, PWM2 = 0 (SB - is off), while $\overline{PWM2} = 1 (SB + is on)$.

Table 1 shows all switching status and the output voltage V_{AB} in an ideal 3-level H-Bridge inverter.

Table 1: switching status and output voltage V_{AB} relation.

Status	PWM1(SA+)	$\overline{PWM1}(SA-)$	$\overline{PWM2}(SB+)$	PWM2(SB-)	$V_{AB}(V)$
1	0	1	0	1	0
2	1	0	0	1	$+V_{DC}$
3	0	1	1	0	$-V_{DC}$
4	0	1	0	1	0

Referring to Figure 2-9 (b), from time t = 0 to $\frac{1}{2}T_{sin}$, $V_{sin}(t) > 0$. $V_{sin}(t)$ at its positive half sin period. Since $V_{sin}(t)$ is always larger than $V_{tri2}(t)$ during this time, PWM2 = 1 (SB – is on) and $\overline{PWM2} = 0$ (SB + is off). When $V_{sin}(t) > V_{tri1}(t)$, SA + is on, SA – is off, the voltage between leg A and leg B is $V_{AB} = +V_{DC}$, current flow through the SA + and SB – from leg A to B, charging the inductor in output load. The I_{AB} direction is positive ($I_{AB} > 0$). When $V_{sin}(t) < V_{tri1}(t)$, SA + is off, SA – is on. Since both SA – and SB – are conducting, the point A and B are both conducted to the ground, $V_{AB} = 0$. The current from inductor keeps flows in same direction through the SA – and SB –. During the positive half period of $V_{sin}(t)$, the T_{on} is the time when $V_{sin}(t) > V_{tri1}(t)$.

From time $t = \frac{1}{2}T_{sin}$ to T_{sin} , the $V_{sin}(t) < 0$, $V_{sin}(t)$ at its negative half sin period. During this time, the $V_{sin}(t)$ is always lower than $V_{tri1}(t)$ and so, SA + is off, SA – is on. When $V_{sin}(t) < V_{tri2}(t)$, SB + is on, SB – is off, $V_{AB} = -V_{DC}$, current I_{AB} through the SB + and SA – from leg B to A, charging the inductor in negative direction, $I_{AB} < 0$. $V_{sin}(t) > V_{tri2}(t)$, SB + is off, SB – is on, since SA – and SB – are both conducting, $V_{AB} = 0V$ again. The inductive current keeps flowing in negative direction

through the SB – and SA –, I_{AB} < 0. During the negative half period of $V_{sin}(t)$, the T_{on} is the time when $V_{sin}(t) > V_{tri2}(t)$.

The main idea of 3-level **SPWM** is same to the system in the 2-level **PWM** system, by changing the duty cycle of power switch to control the duty cycle of output voltage $V_{AB}(t)$.

During the positive half period of $V_{sin}(t)$, $V_{AB}(t)$ only changes between 0 and $+V_{DC}$, and it is related to the $V_{sin}(t)$ and $V_{tri1}(t)$. Figure 2-10 shows their relationship.




Figure 2-10: Relation between $V_{sin}(t)$, $V_{tri1}(t)$ and $V_{AB}(t)$ during positive half-cycle.

Referring to Figure 2-10, by using the similar triangle equation, the duty cycle during the positive half period of $V_{sin}(t)$ in 3-level is,

$$D = \frac{T_{on}}{T_{pwm}} = \frac{V_{sin}(t)}{\widehat{V}_{tri}} = \frac{\widehat{V}_{sin}}{\widehat{V}_{tri}} * \sin(\omega_{sin}t) = m_i$$

$$45$$
(17)

In positive half period of $V_{sin}(t)$, $1 \ge \sin(\omega_{sin}t) \ge 0$. The voltage after low-pass filter is,

$$V_{inv}(t) = V_{DC} * m_i \tag{18}$$

During the negative half period of $V_{sin}(t)$, $V_{AB}(t)$ only changes between 0 and $-V_{DC}$, and it is related to the $V_{sin}(t)$ and $V_{tri2}(t)$. Figure 2-11 shows their relationship.




Figure 2-11: Relation between $V_{sin}(t), V_{tri2}(t)$ and $V_{AB}(t)$ during negative half cycle

Referring to Figure 2-11, the duty cycle **D** is equal to

$$D = \frac{T_{on}}{T_{pwm}} = \frac{V_{sin}(t) - (-\hat{V}_{tri})}{\hat{V}_{tri}} = 1 + m_i$$
 (19)

During the negative half period of $V_{sin}(t)$, $-1 \le \sin(\omega_{sin}t) \le 0$. The equation of fundamental voltage is

$$V_{inv}(t) = V_{DC} * m_i \tag{20}$$

It is clear to see that, the $V_{inv}(t)$ equation in a whole $V_{sin}(t)$ period is same.

In a 2-level H-Bridge inverter, with only one output SPWM signal PWM1, all power switches in leg A and leg B works under high switching frequency in a whole period of $V_{sin}(t)$, which increase power loss on every switches. With 3-level PWM system, the power switches on each side of H-Bridge inverter (SA or SB) will only work under high switching frequency in a half period of $V_{sin}(t)$. SA side power switches work in high frequency at positive period of $V_{sin}(t)$ while SB side power switches work in high frequency at negative period. As result, even for the same high switching frequency, comparing to the 2-level H-Bridge inverter, the power loss on each power switch in a H-Bridge inverter during the switching is decreased. On the other hand, with the increase of numbers of carrier signal in PWM system, PWM system will be more complex.

2.4 Dead Time Effect and Dead Time Compensation.

The descriptions provided in the previous section assumed the switching devices exhibited ideal switch characteristics and could turn-on and turn-off instantaneously.

Real devices take a finite time to turn-on and turn-off and, therefore, the behavior of the circuit is more complex.

In a two-level or three-level H-Bridge inverter, the two switches on same leg (SA + & SA – or SB + & SB –) must not be turned on at same time to avoid short circuit occurring. The high currents that flow during a short circuit may break the power switches with may even lead to the destruction of whole circuit system. In the previous section, all power switches in H-Bridge work under ideal situation, which they can turn on and off instantly. In actual work, any power switch requires a certain time for turning on or off. In order to ensure two switches in same leg are not on at same time, a certain delay time called dead time (T_d) is added between the turning off of one device (i.e. SA –).

Although dead time is used in H-Bridge to avoid short-circuit events, it will inevitably cause distortion since the body diode will be needed to conduct the inductive load current. This distortion becomes significant during the zero-crossing points of the reference signal. In addition, it will cause more energy loss in H-Bridge inverter [9][14]. In order to decrease the dead time effect, the dead time compensation (DTC) is required.

There are two main methods for decreasing the dead time effect, Dead Time Compensation (DTC) and Dead Time Elimination (DTE). The purpose of DTC [15]-[27] is compensating the output voltage, current reduction and distortion caused by dead time. The dead time still exists, but by producing the right duty cycle of output voltage V_{AB} , the voltage and current reduction can be compensated. So as the distortion. Most

DTC techniques rely on knowing the polarity of the inverter current and therefore require accurate current sensor especially for reading high switching frequency component. DTE usually detects the voltage on the freewheeling diode parallel to power switches instead of detecting current polarity [29]-[34]. As result, the accurate current detector is not required in DTE. On the other hand, since every voltage on diode in a power inverter is required to be detected, multiple detectors are required in DTE technologies. Most DTC and DTE calculate the error voltage from output average voltage for compensation, and most of them are used in inverter system in three phase open-loop motor control. But still there are some DTC and DTE technologies are used in close-loop power inverter system [34]-[36], especially in the Neutral-Point-Clamp Converter (NPC) system. In close-loop power inverter system, the DTC and DTE are usually achieved by adding extra calculation into the *PLL* or current control calculation for decreasing distortion.

In this research, the DTC will be used for compensating the dead time effects in the single-phase grid connected H-Bridge power inverter without influence the close-loop control calculation progress. The proposed dead-time compensation techniques used in 2-level and 3-level H-Bridge inverter are described in detail in Chapter 3. Many DTC technologies require high accuracy current detectors for taking all current data, but these current detectors are expensive. On the other hand, some current detects technologies take filtered current data and then create simulated inverter current in microcontroller for DTC, but it may cause delay during data transfer and progress and inaccurate current polarity data. In Chapter 4 in this thesis, a cheap and easily design

current detector and current polarity detector designed for DTC system is introduced. It directly produces current polarity information of inverter side current from H-Bridge which can detect high frequency current zero-crossing information, avoiding delay of data transfer as well.

2.5 *LCL* filter

LCL filter is a stable and useful low-pass filter used inside H-bridge inverter system especially for grid-connected H-Bridge power inverter, even in the PV energy system [37]-[39]. In addition, a suitable LCL filter is important in the analysis of dead time effect and DTC. The LCL filter included in inductive load maintains the current flows and voltage output from H-Bridge inverter. During dead time, all power switches are turned off, only the energy stored in the inductive load acting as a current source maintaining output voltage and current flow in H-Bridge inverter. A suitable LCL filter is required not only for filter, but also for supplying enough energy to maintain current flow and voltage during dead time in H-Bridge especially during current zero-crossing time. The DTC technology in this thesis can produce ideal output voltage from inverter, but the T_d still exists. As result, if LCL filter is not suitable, output current from H-Bridge inverter still contains unexpected distortion especially during current zero-crossing even DTC is already operated.

Comparing to L and LC low pass filter, *LCL* filter is third-order filter, after the cut-off frequency, the slop of dB attenuation can reach to -60dB/dec. As result, it can provide

low current ripple and good harmonic attenuation with smaller size of inductor [40][43].

LCL filter in H-Bridge inverter is used to filter high frequency component in PWM output voltage and current from H-Bridge inverter. Figure 2-12 shows a typical LCL filter with damping resistor system.




Figure 2-12: LCL filter with damping resistor.

As shown in Figure 2-12, the input of LCL filter is $V_{AB}(t)$ from power inverter, while the output from LCL filter is connected to the grid system which is equal to $V_{grid}(t)$. The design of LCL filter can be separated into four parts, the design of inverter side inductor L_{inv} , capacitor C_f , grid side inductor L_{grid} and damping resistor R_d . The methods for calculating LCL parameter are always related to power switching frequency, modulation index, the max ripple of current, maximum output power and maximum voltage drop on two inductors [44]-[49].

The L_{inv} is designed for filtering the highest harmonic component in $V_{AB}(t)$ which occurs at switching frequency f_{tri} . After the filtering of L_{inv} , the filtered voltage V_{AV}

is directly equal to the fundamental voltage $V_{inv}(t)$. In addition, it is mainly used to limit the maximum ripple current in inverter side current $I_{AB}(t)$, which is usually from 5% to 10% [50]. In Chapter 4, equation of calculating L_{inv} according to the ripple current, duty cycle and $V_{AB}(t)$ will be presented.

The design of capacitor C_f is related to the power factor. In order to maintain certain power factor, the C_f is used to absorb the reactive power from total rated power from grid and the reactive power should be lower than 10% of rated power [48].

In one factor, the second inductor L_{grid} can further attenuate the harmonic after the L_{inv} and C_f . The L_{grid} can increase inverter robustness under weak and large variation grid system [51]. In LCL filter, the total inductance $L_T = L_{inv} + L_{grid}$ should be as small as possible for decreasing the voltage drop on the L_T . Under low fundamental frequency, the C_f can seem like an open circuit, only L_{inv} and L_{grid} need to be considered. The voltage drops on L_T should be lower than 10% of grid voltage. The L_{inv} has already calculated at first part, after getting the L_T , the L_{grid} can be calculated easily.

After L_{inv} , L_{grid} and C_f is calculated, the resonance frequency f_{res} of LCL filter can be calculated as well. It is important to ensure that the f_{res} is lower than half of the f_{tri} and high than 10 times of f_{sin} [48][50]. Frequency f_{res} can be used to check whether the design of inductors and capacitor are suitable for the inverter and grid system.

One drawback of *LCL* filter is its instability caused by the resonance frequency itself [51]. A damping system is used for solving this problem. There are two main types of damping system, passive damping and active damping. In passive damping system, the

passive damping element is added into LCL filter to decrease the resonance peak of the system. In general, passive damping element includes extra resistor or capacitor [49]. The advantage of passive damping is that it does not requires any change on the control strategy. On the contrary, the extra damping element will cause more power loss in filter. Active damping technology focusing on adding extra close-loop system into control strategy to decrease influence from f_{res} [49][53]. The advantage of this method is that it does not require extra damping component, which avoid extra power loss. But the design of control strategy will be complex. In this research, the passive damping technology will be used, and it is presented in section 4.11ater.

The detail of calculation of parameter in **LCL** filter is presented in a later chapter.

2.6 Grid connected power inverter system.

2.6.1 Phase locked loop (PLL)

In a grid connected power inverter system, Phase Locked Loop (*PLL*) and current controller are important for synchronizing inverter output current with grid voltage and injecting active and reactive power.

Figure 2-13 shows a basic block diagram of Phase Locked Loop which contains Phase Detector (PD), Low Pass Filter (LF) and Voltage Controlled Oscillator (VCO). PD compares VCO output signal, V_{out} , to PLL input signal, V_{in} , to generate a phase error signal, V_{PD} . The error signal is a pulse signal with an average value that corresponds to the phase error and, thus, V_{PD} is low pass filtered to obtain the average phase error

signal, V_{cont} . The VCO output frequency ω_{out} increases or decreases according to the V_{cont} . As shown by Figure 2-13, V_{cont} is proportional to phase difference and PLL operates as a feedback loop driving the frequency (and/or phase error) to zero. V_{in} and V_{out} are the time varying signals and θ_{in} and θ_{out} are actual phase signals. Simple PLL implementations use a XOR gate as the phase detector but can only synchronize the frequency. To achieve simultaneous frequency and phase lock a phase frequency detector based on state machine is often used[54]-[57].




Figure 2-13: A basic Phase Locked Loop.

There are many different types of PLL used in three-phase grid system. But the presented state-of-art is Synchronous reference frame PLL (SRF-PLL). SRF-PLL is achieved by detecting the fundamental frequency ($\omega_{grid}t$) and angle (θ_{grid}) from

power grid. **Figure 2-14** shows the block diagram of an SRF- **PLL** system and its relationship with PD, LF and VCO.




Figure 2-14: The block diagram of SRF-PLL.

By using Clark and Park transform, the three-phase reference frame can be transferred to dq rotating reference frame where d and q represent the direct and quadrature components of the signal. In SRF-PLL, d axis is usually the main control axis, is usually aligned with V_a and it represents in-phase (active) contribution of the signal. Since the goal of PLL is to generate an in-phase locked reference signal, q axis contribution should be zero and therefore an PI compensator is used to for the q axis signal component V_q to zero.

Clark equation shown in equation (21) connects the phase voltages $V_{a,b,c}$ to dq components $V_{d,q}$ when the d axis is aligned with V_a axis.

$$\begin{pmatrix} V_{d} \\ V_{q} \\ V_{0} \end{pmatrix} = \frac{2}{3} \begin{pmatrix} \cos(\theta_{grid}) & \cos\left(\theta_{grid} - \frac{2}{3}\pi\right) & \cos\left(\theta_{grid} + \frac{2\pi}{3}\right) \\ -\sin(\theta_{grid}) & -\sin\left(\theta_{grid} - \frac{2}{3}\pi\right) & -\sin\left(\theta_{grid} + \frac{2}{3}\pi\right) \\ \frac{1}{2} & \frac{1}{2} & \frac{1}{2} \end{pmatrix} * \begin{pmatrix} V_{a} \\ V_{b} \\ V_{c} \end{pmatrix}$$
(21)

If the voltage of a phase is defined as $V_a = V_m * \cos(\theta)$, and $\theta = \theta_{grid}$, then after the transformation, $V_d = V_m$, and, if the **PLL** is locked, V_q and V_0 are both zero.

Although SRF- *PLL* is the most convenient *PLL* system, it is highly dependent on the quality of grid signals. Noise and distortion present three phase grid voltages may influence the accuracy of *dq* system. As result, SRF- *PLL* need extra filtering to eliminate the noise and high harmonic in the grid such as Moving average filter (MAF- *PLL*) and complex coefficient filter (CCF- *PLL*) [58]-[70].

SRF-*PLL* system for a single-phase system is similar to that in three-phase system with the exception that only the Park transformation is used to transfer $\alpha\beta$ reference frame to dq rotating reference frames. Since the single-phase grid system consists of only one signal, the grid is set as the α signal and the β signal is generated by delaying the input by a quarter of a cycle $\left(\frac{T}{4}\right)$ from α . This kind of single phase *PLL* is called orthogonal-signal-generator-based phase-locked loops (OSG-*PLL*) since V_{β} lags V_{α} by 90°. The block diagram for OSG-*PLL* is shown in Figure 2-15.




Figure 2-15: Basic block diagram of PLL in single phase grid system.

There are two different Park transform equations that can be used depending on alignment of the α -axis to the d-axis or the q-axis.

If grid signal is taken as being a cosine waveform, then $V_{\alpha} = V_{m}\cos{(\theta)}$ and $V_{\beta} =$ $V_m \sin(\theta)$, V_m is the peak voltage of grid. The $V_{d,q}$ can be calculated by equation (22). And when the actual θ is equal to the θ_{grid} , the $V_d = V_m$ while $V_q = 0$. If the grid signal is a sine waveform then $V_{\alpha} = V_m \sin(\theta)$ and $V_{\beta} = -V_m \cos(\theta)$, by using equation (23), and when $\theta = \theta_{grid}$, $V_d = V_m$ while $V_q = 0$. In both systems, **d**-axis is the main control axis and V_q is kept at 0 through the PI system to achieve PLL. As with the three-phase PLL system, the accuracy of PLL is determined by the characteristics of the voltage detector and noise distortion of grid voltages. The performance of the single-phase PLL is also dependent on the generating an accurate β signal. Reference [71] provides a discussion of the methods used to transform α to **B**. The most popular way is the Time-Delay (TD)- **PLL** which is often achieved digitally but relies on the accurate voltage detector and low distortion of grid. A second method is to use the Hilbert transform to replace the TD in **PLL**. Hilbert transform is also known as a quadrature filter, which can phase shift signal by $\pm \frac{\pi}{2}$ according to the frequency. Hilbert transform can produce orthogonal signal from input grid signal and used in **PLL** control. The ideal Hilbert transform can make phase shift without change on amplitude of input signal. But in actual work, the different signals caused by the Hilbert transform will influence $\boldsymbol{V_d}$ and $\boldsymbol{V_q}$ reference in \boldsymbol{PLL} . The Second Order General Integrator PLL (SOGI-PLL) produces a pair of orthogonal signals from the

original grid signal while at the same time providing filtering which can suppress the high harmonic and DC component. This method is widely used in single-phase PLL system now, but the challenge is its complex design. References [71]-[79] contains more information about OSG- PLL in single phase system. In conclusion, in PLL system, dq rotating reference frame is required from grid. To maintain in phase with grid system, the component V_q should be kept zero and the V_d represent peak voltage of grid. The challenge of PLL system is how to get accurate signal under distorted grid, creating accurate dq-axis signal.

2.6.2 Current controller

The current controller is responsible for ensuring the correct amplitude and phase current is injected into the grid. The proportional-integral (*PI*) current control [84]-[91] is the most popular method used in three-phase and single-phase grid-connected power system. **Figure 2-16** shows the *PI* current controller used in single phase grid connected power inverter for providing reference signals in *PWM* modulator.




Figure 2-16: PI current control in single phase grid connected power inverter.

Similar to PLL system, current controller is performed in dq reference frame and, therefore, it is necessary to transform the measured signal from their single-phase values by using α to β and Park transformation. The goal of current controller is to ensure the current injected into the grid, I_{grid} , has the correct amplitude and phase to meet the active (P) and reactive (Q) power demand. Referring to Figure 2-16, the grid current and voltage, I_{grid} & V_{grid} , can be measured and used to determine the actual P and Q delivered to the grid. I_{grid} is transformed into dq components, $I_{grid(d)}$ and $I_{grid(q)}$, to facilitate the power measurements and to provide feedback measurements for the inner current loops. The measured dq grid currents are compared to reference current values I_{dref} and I_{qref} that are obtained from the higher-level PQ power controller. Normally, the $I_{grid(d)}$ represents the active power component in the grid

current which should directly equal to the peak current value of grid current if unity power factor is required while the $I_{grid(q)}$ should be kept at zero to suppress the reactive power. The dq current error signals are then fed into a PI compensator which is tuned to drive the current error signal to zero within a reasonable time. In order to decrease the effects of the grid distortion though from inductor in LCL filter a decoupling system is used after PI compensators [96]-[98] providing the inverter output voltages $V_{inv(d,q)}$. Inverse Park transformations provide the $V_{inv(\alpha,\beta)}$ which represents the fundamental sin or cos signal of $V_{AB}(t)$. According to equation (14) from section 2.2.1, $V_{inv(\alpha)}(t) = V_{DC} * \frac{\hat{V}_{sin}*\sin{(\omega_{sin}t)}}{\hat{V}_{tri}}$, where $\hat{V}_{sin}*\sin{(\omega_{sin}t)}$ is the reference signal in SPWM system and it is equal to $V_{inv(\alpha)}(t) * \frac{\hat{V}_{tri}}{V_{DC}}$. The $\frac{\hat{V}_{tri}}{V_{DC}}$ is the Gain in the current control system shown in Figure 2-16

The **PLL** and **PI** current controller operate together simultaneously. Once locked, the **PLL** supplies the frequency ω_{grid} and angle θ_{grid} into system, while **PI** current controller produces modulation signal into **PWM** system according to the ω_{grid} , θ_{grid} and demanded grid current values. **PI** current controller is suitable for SPWM, SVPWM and multi-level PWM systems [89][92]-[95]. One of drawbacks of **PI** current controller is its zero-steady-state error. Even **PI** compensator works under the steady-state situation, there is still small fluctuation remain in the actual output around the reference value. Proportional-Resonant (PR) current control focus on producing infinite gain at fundamental frequency to eliminate the fluctuation during the steady-state situation in **PI** current control [99]-[106]. Comparing to **PI** current control, **PR** current controller is a stationary frame control ($\alpha\beta$ axis control), the Park transfer is not

required in PR current controller. In addition, the PQ outer control loop and voltage outer loop are the system which taking the output power and voltage from DC link as the reference to produce the reference current value I_{dref} and I_{qref} [91][103].

2.7 PV power system

Solar Photovoltaic (PV) is one of the most important and popular renewable energy sources in recent years. The power inverter is widely used in PV power system for transferring the DC energy from solar PV panels to AC energy. In grid connected power system, the grid will be fed by the energy from solar PV array. One challenge in PV grid connected power system is the voltage and power control system of DC link from PV panel. Unlike regular DC input source, the power from solar PV varies according to weather, angle and the load. As result, the variable DC voltage may influence the energy which can be transferred into grid. In order to maximise energy transfer, Maximum Power Point Tracker (MPPT) system is widely used in PV grid connected power inverter system [107]-[112]. MPPT form an outer control loop which varies the inverter's DC link voltage, typically using a boost converter, to ensure the maximum power can be extracted from the PV system.

One challenge with PV grid connected inverter system is leakage current caused by high frequency switching interacting with the PV panel capacitance. It is directly related to the structure of power inverter, PWM system and output filter and stray capacitance, C_{PV} , of PV panel which is usually connected to earth for safety reasons.

As result, common-mode and differential-mode voltage caused by inverter creates leakage current. It is mandated that electrical circuits should be protected from earth leakage currents above a certain level. Therefore, excessive leakage currents can lead to nuisance tripping and in some circumstances prove hazardous. Further analysis of leakage current is explained in the next section.

Transformers are widely used to mitigate PV leakage current by providing isolation between output from power inverter and grid. However, transformers are large and expensive. In recent years, transformerless topologies have received research attention. Instead of using a transformer, a combination of filters and/or modified circuit topologies and/or modified control/modulation is used to reduce leakage current. With all these methods, the goal is often maintaining a constant common-mode voltage across C_{PV} to suppress leakage current [113]-[117].

Adding a Common-mode filter and differential mode filter are other methods for suppressing leakage current [118]-[123]. The purpose of this method is to decrease the common-mode voltage caused in power inverters. With the decrease of common-mode voltage, the voltage deviation on C_{PV} is minimized to a suitable value.

Another method is changing structure of inverter and its *PWM* control system such as H5, H6, HERIC [124]-[126] structure of power inverter. They are widely used in multilevel power inverters. Creating an extra current path inside the inverter to maintain constant common-mode voltage for decreasing leakage current. More methods for suppressing leakage current in multi-level inverter are shown in reference [127]-[131].

2.8 Analysis leakage current in PV grid connected power inverter.

In this section, the analysis of leakage current from H-Bridge inverter will be described. Figure 2-17 shows a PV grid connected power inverter with basic EMI filter. As mentioned earlier, leakage current is related to common-mode and differential-mode voltage in inverter, output filter and C_{PV} .




Figure 2-17: PV grid connected power inverter with EMI filter.

In order to understand the relationship between the leakage current, common-mode voltage and differential-mode voltage, the circuit in **Figure 2-17** is transformed into an equivalent circuit which combines common-mode and differential-mode voltage. Firstly, the power inverter electrical circuit can be equivalent to the circuit consisting of two voltage sources V_{AN} and V_{BN} as shown in **Figure 2-18**. They are the output

voltage between two midpoints of inverter and DC voltage negative point N. As shown in **Figure 2-18**, there are three voltage sources in the circuit, V_{AN} , V_{BN} and V_{grid} . However, the frequency of grid voltage source is very low (50-60Hz) compared to frequency spectrum of V_{AN} and V_{BN} (10k-30MHz). During this calculation, the voltage across stray capacitor caused by grid is ignored.




Figure 2-18: Equivalent circuit for V_{AN} and V_{BN} .

The equations below show the relationship between output V_{AN} , V_{BN} , common-mode voltage V_{CM} and differential-mode voltage V_{DM} .

$$V_{CM} = \frac{V_{AN} + V_{BN}}{2} \tag{24}$$

$$V_{DM} = V_{AN} - V_{BN} \tag{25}$$

$$V_{AN} = \frac{V_{DM}}{2} + V_{CM} \tag{26}$$

$$V_{BN} = -\frac{V_{DM}}{2} + V_{CM} \tag{27}$$

According to the equation above, the equivalent circuit in Figure 2-18 can be further simplified which related to the V_{CM} and V_{DM} , which is shown in Figure 2-19. Z_{line} and Z_G are the impedance in circuit line and impedance from grid to earth ground.




Figure 2-19 : Equivalent circuit of PV power inverter in V_{CM} and V_{DM} mode.

Now, only common-mode voltage and differential-mode voltage can be seen as the voltage source in inverter system. Using superposition and Norton's theorem, the circuit for V_{CM} , V_{DM} and leakage current can be further equivalent which is shown in **Figure 2-20**.




Figure 2-20: Final equivalent circuit for PV power inverter system.

In the circuit shown in **Figure 2-20**, the V_S is the total equivalent voltage from differential-mode voltage and line inductor L1 and L2, it is shown in equation (28).

$$V_{S} = \frac{V_{DM}}{2} * \frac{Z_{L2} - Z_{L1}}{Z_{L2} + Z_{L1}}$$
 (28)

The L_{Total} and $Z_{line(Total)}$ are the total inductance of L1 and L2 in parallel circuit, and total line impedance.

According to equation (28), the equivalent voltage V_S is related to the line inductor L1,L2 and V_{DM} . There are two systems according to the line inductor, which are Symmetric system and Asymmetric system. Table 2 below shows the relationship between switches sequence and common-mode voltage and differential-mode voltage.

Table 2: Output voltage of 2-level H-bridge inverter and switches sequence.

Switch Sequence	SA+	SA-	V _{AN}	V_{BN}	V_{DM}	V _{CM}
1	0	0	0	0	0	0
2	1	0	V_{PV}	0	V_{PV}	$\frac{V_{PV}}{2}$
3	0	1	0	V_{PV}	$-V_{PV}$	$\frac{V_{PV}}{2}$

Table 3: Total output voltage in Asymmetric system which L1=L and L2=0.

Switch Sequence	SA+	SA-	V _{CM}	V _S	$V_{total} = V_{CM} + V_{S}$
1	0	0	0	0	0
2	1	0	$\frac{V_{PV}}{2}$	$\approx -\frac{V_{PV}}{2}$	≈ 0
3	0	1	$\frac{V_{PV}}{2}$	$\approx \frac{V_{PV}}{2}$	$\approx V_{PV}$

Table 4: Total output voltage in Symmetric system which $L1=L2=\frac{L}{2}$.

Switch Sequence	SA+	SA-	V _{CM}	V_{S}	$V_{total} = V_{CM} + V_{S}$
1	0	0	0	0	0
2	1	0	$\frac{V_{PV}}{2}$	0	$\frac{V_{PV}}{2}$
3	0	1	$\frac{V_{PV}}{2}$	0	$\frac{V_{PV}}{2}$

Table 3 shows the relationship between switch sequence and total voltage of V_{CM} and V_{DM} in Asymmetric system. In this system, only the L1 is the line inductor. In this case, the V_S is equal to $\frac{V_{DM}}{2}$. In a 2-level H-Bridge inverter, the switch sequence only changes between sequence ② and ③. According to **Table 3**, the total voltage of V_S and V_{CM} are changed between 0 and V_{PV} . If the voltage on stray capacitor C_{PV} is fluctuating, leakage current must flow. As result, in Asymmetric system, leakage current is high because of fluctuations of V_S and V_{CM} .

$$I_{leakage} = C_{PV} * \frac{dV_{total}}{dt}$$
 (29)

In a Symmetric system, the line inductor is separated into two same value inductors L1 and L2. As shown in Table 4, because L1 = L2, the V_S can be 0. Since the V_{CM} is kept

constant, there is no voltage fluctuation on the C_{PV} , hence the leakage current should be 0.

On the other hand, if the system is 3-level H-Bridge inverter, in the Symmetric system, the switch sequence changes between ①, ② and ③. As result, the leakage current is caused by fluctuation of total voltage.

2.9 Chapter Conclusion

This chapter provides background information and literature review about H-Bridge inverter, *SPWM*, Dead Time Compensation, *LCL* filter and close-loop control system. The analysis and calculation in H-Bridge and *SPWM* system is related to the analysis of dead time effect, the operation of DTC which will be presented in next chapter. In addition, it is also related to *LCL* filter and close-loop system design which is presented in Chapter 4.

Chapter 3

Dead time and Dead time compensation

This chapter describes the effect that dead time has on the inverter output waveform the distortion that causes in the voltage and current waveforms. Subsequently the chapter proposes a compensation scheme to mitigate the effects of dead time by modifying the pulse width modulator.

3.1 Dead time effect in 2-level H-Bridge inverter

The ideal operation of H-Bridge inverter with a resistive and inductive load was described in the previous chapter where it was assumed that the power electronic switching device (MOSFET or IGBT) changes its conduction state instantaneously and therefore the low-side device in a leg can be turned-on at the same time as the high-side device is turned off. In reality, it takes a finite time for the switching devices to change their conduction states and, therefore, it is necessary to turn off the conducting device before turning on the non-conducting device in the same leg. The resulting time delay between the device switching control signals (gate-source voltages) is known as the dead time (T_d). The dead time is achieved by inserting a delay between the turn-off edge of PWM1 (high-side) and the turn-on edge of PWM1. Considering leg A, since during the dead time interval SA+ nor SA- are in their off-state, then diode DA+ or DA-must be conducted to maintain a path for the inductive inverter current. Which of the

diodes DA+ or DA- is conducting depends on the direction of the inverter current I_{AB} and this can cause the leg output voltage to change leading to distortion.

Figure 3-1 shows inverter waveforms for $I_{AB} > 0$ for the duration of a PWM cycle where the sinusoidal input voltage $V_{sin}(t)$ appears to be constant. PWM1 and $\overline{PWM1}$ are gate signal produced by comparing signal $V_{sin}(t)$ and $V_{tri}(t)$. The signal $SA \pm$ and $SB \pm$ are the actual gate signal of switches, which is the signal after adding turn on delay (dead time T_d). The T_{pwm} is period time of one period of $V_{tri}(t)$. \widehat{V}_{tri} is the peak voltage of signal $V_{tri}(t)$. The e(t) is the difference voltage between $V_{sin}(t)$ and $V_{tri}(t)$, which can be calculated using,

$$e(t) = V_{sin}(t) - V_{tri}(t) \tag{30}$$

In the description which follows $t = t_0$ is the start of a PWM period and this is denoted by the condition $V_{tri}(t_0) = -\widehat{V}_{tri}$ where $V_{tri}(t)$ is at its negative peak voltage. The voltage drop of the free-wheeling diode is equal to V_{diode} . The lowest two waveforms show the inverter output voltage V_{AB} ($T_d = 0$) is the output voltage without dead time (ideal case) and V_{AB} ($T_d > 0$) shows the output waveform with dead time. Since $I_{AB} > 0$, current flows from leg A to leg B. During t_0 to t_1 , $V_{sin}(t) > V_{tri}(t)$, e(t) > 0, and therefore switches SA + and SB - are on, SA - and SB + are off such that $V_{AB} = +V_{DC}$. At time t_1 , $V_{sin}(t_1) < V_{tri}(t_1)$ and so switches SA + and SB - turns off and SA - and SB + remains off due to dead time $T_d = t_2 - t_1$. Since all switches are off, inductive action causes DA - and DB + to turn on to maintain a path for I_{AB} to flow. With DA - is conducting, $V_A = 0 - V_{diode}$ and with DB + conducting $V_B = V_{DC} +$

 V_{diode} and so $V_{AB} = -V_{DC} - 2 * V_{diode}$. At the end of the dead time interval, SA — and SB + turn on, and the I_{AB} flows through two switches instead of two diodes, without voltage drop on diode, $V_{AB} = -V_{DC}$. At time t_3 , $V_{sin}(t_3) > V_{tri}(t_3)$, switches SA — and SB + turn off, while SA + and SB — remain off because of the dead time. The diodes DA — and DB + turn on again and $V_{AB} = -V_{DC} - 2 * V_{diode}$. At time t_4 the second dead time interval has elapsed and so SA + and SB — turn on, $V_{AB} = +V_{DC}$, current I_{AB} is conducted by SA + and SB —. After $t = t_0 + T_{pwm}$, a new cycle starts again. As can be seen, the dead time has had the effect of lengthening the $-V_{DC}$ duration time of V_{AB} .




Figure 3-1 : PWM signal, Gate Signal, Switch Signal and output V_{AB} when $I_{AB} > 0$.

Figure 3-2 shows the inverter signals when the current direction is negative $I_{AB} < 0$, i.e. current flow from leg B to leg A. From t_0 to t_1 , $V_{sin}(t) > V_{tri}(t)$, SA + and SB – are on conducting I_{AB} and $V_{AB} = +V_{DC}$. From t_1 to $t_2 = t_1 + T_d$, SA + and

SB — are off and SA — and SB + remain off due to the dead time. Inductive action turns on the diodes DA + and DB — to maintain a path for current to flow and so $V_{AB} = +V_{DC} + 2 * V_{diode}$. From t_2 to t_3 , $V_{sin}(t) < V_{tri}(t)$, SA — and SB + are on, $V_{AB} = -VDC$. Current I_{AB} is conducted by switches SA — and SB +. From t_3 to t_4 , SA — and SB + are off, while SA + and SB — remain off because of the dead time. DA + and DB — again conduct, and $V_{AB} = +V_{DC} + 2 * V_{diode}$. At time t_4 , SA + and SB — turn on $V_{AB} = +V_{DC}$. The cycle completes at $t = t_0 + T_{pwm}$. Dead time now has had the effect of lengthening $+V_{DC}$ interval of the waveform.




Figure 3-2 : PWM signal, Gate Signal, Switch Signal and output V_{AB} when $I_{AB} < 0$.

As shown in **Figure 3-1** and **Figure 3-2**, dead time affects the apparent duty ratio of the inverter output waveform dependent on the direction of the output current. The

effect on the duty ratio will be most apparent when the inverter current undergoes a zero crossing, and this leads to the current waveform being distorted.

3.2 Modelling and analysis of the deadtime process

This section develops a mathematical model for the deadtime effect. Figure 3-3 (a) shows the model for zero dead time where $e(t) = V_{sin}(t) - V_{tri}(t)$ is the PWM error signal which is quantified by the block labelled V_{AB} which represents the H-bridge. Figure 3-3(b) shows the with dead time model where the H-bridge is modelled using a hysteresis characteristic. With $I_{AB} > 0$, the V_{AB} changes from $-V_{DC}$ to $+V_{DC}$ when $e(t) = V_e$, and then changes from V_{DC} to $-V_{DC}$ at e(t) = 0. In Figure 3-3 (c), during $I_{AB} < 0$, V_{AB} changes from $-V_{DC}$ to $+V_{DC}$ when e(t) = 0, and then changes from V_{DC} to $-V_{DC}$ at $e(t) = -V_e$. Voltage V_e is labelled on Figure 3-1 and Figure 3-2 is equivalent to the change in $V_{tri}(t)$ over the dead time interval. Using the principles of similar triangles the ratio (gradient) of the triangle wave is $\frac{2\tilde{V}_{tri}}{T_{DWM}} = \frac{V_e}{T_d}$.

$$\frac{V_e}{T_d} = \frac{2\widehat{V}_{tri}}{\frac{T_{pwm}}{2}} \Longrightarrow V_e = 4f_{tri} * T_d * \widehat{V}_{tri}$$
(31)




Figure 3-3: Relation between signal difference e(t) and output voltage V_{AB} . (a)

$$T_d=0$$
, (b) $T_d>0$ and $I_{AB}>0$, (c) $T_d>0$ and $I_{AB}<0$

As shown in Figure 3-1 and Figure 3-2, and according to equation (31), the proportion of a *PWM* cycle taken by the dead time can be expressed as the duty ratio D_{T_d} is,

$$D_{T_d} = \frac{T_d}{T_{PWM}} = \frac{V_e}{4\hat{V}_{tri}} \tag{32}$$

When the load current $I_{AB}(t) > 0$, the apparent duty cycle of V_{AB} is reduced by D_{T_d} .

 $m{D}_{AB} = m{D} - m{D}_{T_d}$. When the load current $m{I}_{AB}(t) < 0$, the apparent duty cycle of $m{V}_{AB}$ is

increased by D_{T_d} . Therefore, the duty cycle for a **SPWM** waveform with dead time is given by.

$$D_{AB} = \frac{1}{2} [m_i + 1 - 2 * D_{Td} * sgn(I_{AB})]$$
 (33)

Consequently, the fundamental component of the SPWM waveform is given by,

$$V_{inv}(t) = V_{DC} * [m_i - 2 * D_{Td} * sgn(I_{AB})]$$
(34)

The $sgn(I_{AB})$ represents the current direction of I_{AB} , $sgn(I_{AB})=1$ when $I_{AB}>0$, while $sgn(I_{AB})=-1$ when $I_{AB}<0$.

Therefore, it can be seen that the dead time affects the amplitude of the fundamental and so, distorts the waveform. The effects become more pronounced at the waveform zero-crossing points where the contribution from the D_{T_d} term is at its largest.

3.3 Dead Time Compensation of 2-level H-Bridge inverter

3.3.1 Deadtime Compensation (DTC)

In order to reduce the effects of dead time, a correction signal is added to error signal prior to quantization to compensate for the signal delay caused by the dead time.

From the equation (12), the inverter modulation index is $m_i = \frac{V_{sin}(t)}{\hat{V}_{tri}}$, and substituting this into (34), the fundamental of the H-bridge voltage can be rewritten as,

$$V_{inv}(t) = V_{DC} * \left[\frac{\widehat{V}_{sin} * \sin(\omega_{sin}t) - \frac{1}{2}V_e * sgn(I_{AB})}{\widehat{V}_{tri}} \right]$$
(35)

The term $\hat{V}_{sin} * \sin(\omega_{sin}t)$ is the original reference signal $V_{sin}(t)$ and the term $-\frac{1}{2}V_e * sgn(I_{AB}) = V_{DT}$ is due to the dead time. The effect of the dead time can be

reduced by adding a term to nullify V_{DT} , $\mathbf{0} = V_{DT} + V_{DTC}$ where V_{DTC} is the deadtime compensation voltage.

$$V_{DTC} = \frac{1}{2}V_e * sgn(I_{AB}) \tag{36}$$

Figure 3-4 compares the output voltage without dead time ($T_d = 0$), with dead time ($T_d > 0$) and with deadtime compensation (DTC) when $I_{AB}(t) > 0$. With DTC the reference signal is $\frac{1}{2}V_e$ greater than $V_{sin}(t)$.




Figure 3-4 : Deadtime compensation operation when $I_{AB}>0$.

As shown in Figure 3-4, after adding the V_{DTC} , the corrected waveform incurs a delay $\frac{1}{2}T_d$ on its falling edge with respect to $T_d=0$. The corrected waveform also incurs a delay of $\frac{1}{2}T_d$ on its rising edge. The net result is the deadtime compensation has delayed the waveform by $\frac{T_d}{2}$ but had zero effect on its duty ratio.

When $I_{AB} < 0$, the $V_{DT} = +\frac{1}{2}V_e$, so the V_{DTC} should be $-\frac{1}{2}V_e$. Figure 3-5 shows the output voltage $V_{AB}(t)(DTC)$ after adding the compensation voltage V_{DTC} . Here, the compensated reference signal is $\frac{1}{2}V_e$ below the original reference.




Figure 3-5 : Deadtime compensation operation when $I_{AB} < 0$.

Similar to the previous case, the duty cycle is compensated, but the falling edge and rising edges are both delay by $\frac{1}{2}T_d$.

Figure 3-6 shows a block diagram represents the dead time and deadtime compensation processes.




Figure 3-6 : The block diagram of relationship between e(t) and $V_{AB}(DTC)$ after adding V_{DTC} .

After adding V_{DTC} into SPWM system, the duty cycle and fundamental voltage in $V_{AB}(t)(DTC)$ is same as that in $V_{AB}(t)(T_d=0)$, the dead time effect is compensated. But after comparing the relationship between e(t) and $V_{AB}(t)(T_d=0)$ from Figure 3-3 (a) with relationship between e(t) and $V_{AB}(t)(DTC)$ in Figure 3-6, it is clear to see that the whole waveform of $V_{AB}(t)(DTC)$ is $\frac{1}{2}T_d$ delay to $V_{AB}(t)(T_d=0)$. In conclusion, the V_{DTC} can solve the distortion of $V_{AB}(t)$, compensate the duty cycle and fundamental voltage change from dead time effect, but a phase lag with $\frac{1}{2}T_d$ will be remained.

3.3.2 Phase Lag Compensation (PLC)

To compensate the DTC induced phase lag, a phase lag compensation voltage V_{PLC} will be added into SPWM system. In reality, in electrical circuit, many factors will produce extra time delay into the system such as turn on/off delay inside chips, long circuit line etc. The phase lag compensation proposed here can help solve this kind of time delay T_{delay} and $\frac{1}{2}T_d$ time delay together.

The phase lag compensation is related to the slope of $V_{tri}(t)$. When $\frac{dV_{tri}(t)}{dt} > 0$ a voltage of $-V_{PLC}$ is added into $V_{sin}(t)$. When $\frac{dV_{tri}(t)}{dt} < 0$ a voltage $+V_{PLC}$ is added into $V_{sin}(t)$. Figure 3-7 shows an example of how the phase lag compensation work.




Figure 3-7: The example of phase lag compensation operation.

To simplify the presentation of PLC scheme it has been assumed that dead time is zero. In Figure 3-7, it is clear to see that the delayed inverter waveform, $V_{AB}(t)(delay)$, is delay from the reference waveform, $V_{AB}(t)$, by time T_{delay} . When $V_{tri}(t)$ is

increasing, the load voltage transition from $+V_{DC}$ to $-V_{DC}$ must occur earlier and so, the $V_{sin}(t)$ should be decreased by V_{PLC} . When $V_{tri}(t)$ is decreasing, the load voltage transition from $-V_{DC}$ to $+V_{DC}$ must occur earlier and so $V_{sin}(t)$ should be increased by V_{PLC} . Figure 3-7 shows that after adding the V_{PLC} into $V_{sin}(t)$, the phase lag corrected voltage waveform, $V_{AB}(t)(PLC)$, is same to the ideal output voltage waveform $V_{AB}(t)$. The calculation of value of V_{PLC} is similar to equation (31), the ratio of similar triangles. The equation of V_{PLC} is,

$$V_{PLC} = 4 * f_{pwm} * T_{delay} * \hat{V}_{tri} * sgn(V_{tri})$$
(37)

The $sgn(V_{tri})$ represents the gradient of $V_{tri}(t)$. $sgn(V_{tri})=1$ if $\frac{\mathrm{d}V_{tri}(t)}{\mathrm{d}t}<0$. $sgn(V_{tri})=-1$ if $\frac{\mathrm{d}V_{tri}(t)}{\mathrm{d}t}>0$.

After adding the deadtime compensation value V_{DTC} , the $\frac{1}{2}T_d$ phase lag remained. So, the $T_{delay} = \frac{1}{2}T_d$, and $V_{PLC} = 2 * T_{delay} * \hat{V}_{tri} = \frac{1}{2}V_e$. As result, when $V_{tri}(t)$ is increasing, $-\frac{1}{2}V_e$ is added into reference signal while $+\frac{1}{2}V_e$ is added when $V_{tri}(t)$ is decreasing.

Figure 3-8 shows the output load voltage $V_{AB}(t)(DTC\&PLC)$ after adding the V_{DTC} and V_{PLC} together. It is clear to see that the waveform of $V_{AB}(t)(DTC\&PLC)$ is same as the ideal $V_{AB}(t)$ waveform without T_d . So, the $\frac{1}{2}T_d$ phase lag is also solved. Focusing on the e(t) and $V_{AB}(t)(DTC\&PLC)$, after adding deadtime compensation and phase lag compensation, the voltage level of $V_{AB}(t)(DTC\&PLC)$ will be shifted once the $V_{sin}(t) > V_{tri}(t)$ or $V_{sin}(t) < V_{tri}(t)$.




Figure 3-8: Deadtime compensation and phase lag compensation operation when

$$I_{AB}(t) > 0$$
.

Figure 3-9 shows the output load voltage $V_{AB}(t)(DTC\&PLC)$ after adding V_{DTC} and V_{PLC} when $I_{AB}(t) < 0$. Similar to the previous result, the voltage $V_{AB}(t)(DTC\&PLC)$ is same as the ideal $V_{AB}(t)$ when $T_d = 0$ after adding all compensation. Now, the relationship between e(t) and voltage level change of $V_{AB}(t)(DTC\&PLC)$ is shown in Figure 3-10.




Figure 3-9 : Deadtime compensation and phase lag compensation when $I_{AB}(t) <$

0.




Figure 3-10 : Relationship between e(t) and $V_{AB}(DTC \& PLC)$ after adding V_{DTC} and V_{PLC} .

The combined deadtime compensation and phase lag compensation pulse width modulator is shown in **Figure 3-11**.




Figure 3-11: the block diagram of Dead Time Compensation.

The new reference signal $V_{sin}(t) + \frac{1}{2} * V_e * sgn(I_{AB}) + V_{PLC}$ will be used to compare with carrier signal $V_{tri}(t)$. It is important to note that the purpose of dead time compensation is to compensate the change in duty cycle, fundamental voltage from load

voltage and phase lag caused by the T_d . The dead time T_d remains in the H-Bridge system but its distorting effect has been mitigated to some extent.

3.4 MATLAB Simulation of the dead time compensation in 2-level H-Bridge inverter

Figure 3-12 (a) shows the 2-level H-Bridge inverter and Figure 3-12 (b) shows its SPWM control with T_d in MATLAB/Simulink simulation.




Figure 3-12 : (a) MATLAB/Simulink 2-level H-Bridge inverter, (b) *SPWM* system.

In this MATLAB/Simulink simulation, the inverter system drives a resistive load, R_{out} . The parameters of all components are also shown in Figure 3-12 (a). The DC voltage $V_{DC} = 100V$. The sinusoidal reference voltage is $V_{sin}(t) = 0.65 * \sin(2\pi * 50 * t)$ with a peak voltage $\hat{V}_{sin} = 0.65V$ and a frequency $f_{sin} = 50$ kHz. The PWM carrier has a peak of $\hat{V}_{tri} = 1V$ and a frequency $f_{tri} = 20kHz$.

Figure 3-13 shows the *DTC* and *PLC* in MATLAB simulation.




Figure 3-13: (a) DTC system, (b) PLC, (c) SPWM with DTC and PLC

In Figure 3-13 (a), the *DTC* is achieved by using a "Switch" function in MATLAB, if $I_{AB} > 0$, $V_{DTC} = \frac{1}{2}V_e$ while $I_{AB} < 0$, $V_{DTC} = -\frac{1}{2}V_e$. In Figure 3-13 (b), the *PLC* is achieved by using a "Relay" function in MATLAB. It reads the gradient of $V_{tri}(t)$. $V_{PLC} = -\frac{1}{2}V_e$ when gradient of $V_{tri}(t)$ is positive. While $V_{PLC} = \frac{1}{2}V_e$ in opposite. Figure 3-13 (c) shows the final *SPWM* system after adding *DTC* and *PLC* system. Figure 3-14 shows the new reference signal waveform after adding the V_{DTC} and V_{PLC} .




Figure 3-14: New modulation reference signal wave with DTC and PLC.

The dead time $T_d=1us$, hence the $V_{DTC}=V_{PLC}=\frac{1}{2}V_e=0.08V$. It is clear to see that the $V_{sin}(t)$ is added $\frac{1}{2}V_e$ when $I_{AB}(t)$ at positive half cycle while is added $-\frac{1}{2}V_e$ at negative half cycle of $I_{AB}(t)$. During the zero crossing of $I_{AB}(t)$, because the current fluctuates around zero, the V_{DTC} will changes between $\pm \frac{1}{2}V_e$ in high frequency (switching frequency). The V_{PLC} is a pulse wave with high switching frequency f_{pwm} .

Based on the $V_{sin}(t) + V_{DTC}$ waveform, the high frequency V_{PLC} pulse waveform is added together and the final reference signal $V_{sin}(t) + V_{DTC} + V_{PLC}$ is shown in Figure 3-14.

Figure 3-15 shows the output voltage on resistor R_{out} under different dead time situations. As can be seen, the compensation schemes reduce the effects of dead time.




Figure 3-15 : Output voltage $V_R(t)$ with $T_d=0$, $T_d=1us$ and with compensation.

In equation (34), it has proved that the voltage reduction caused by the dead time effect is equal to $V_{DC} * \left[\frac{1}{2} * \frac{V_e}{\tilde{V}_{tri}} \right] = 4V$. As shown in Figure 3-15, when $\sin(\omega_{sin}t) = 1$, the $V_R(t)$ reaches to the positive peak voltage which is equal to $V_{DC} * m_i = 65V$ when $T_d = 0$. After adding u_s dead time, the voltage decreases u_s , as result, the positive peak voltage of u_s is decreased from u_s to u_s . In addition, it is clear to see that

there is a serious distortion cause by the dead time during the zero crossing. After the compensation system is added into SPWM system, the voltage reduction is recovered, \hat{V}_R changes back from 61V to 65V. And the distortion during zero crossing is compensated. It is clear to see that from THD value, the THD in $V_R(t)$ is 0.67% when $T_d = 0$, then increases to 3.12% because of T_d . However, with the DTC and PLC, the distortion is compensated, THD is decreased back to 0.67% which equal to the THD in ideal H-Bridge system.




Figure 3-16 : Output current $I_R(t)$ with $T_d=0$, $T_d=1us$ and with compensation.

Figure 3-16 shows the output current through R_{out} ($I_R(t)$). $I_R(t) = \frac{V_R(t)}{R_{out}}$, so, the peak current \hat{I}_R is equal to 16.25A when $\sin(\omega_{sin}t) = 1$ and $T_d = 0$. With $T_d = 1us$, the \hat{I}_R is decreased to 15.25A. After adding compensation, the \hat{I}_R changes back to 16.25A.

It is clear to see that the distortion is solved during zero crossing, and **THD** is decreased as well.

Figure 3-17 shows the $V_R(t)$ when $T_d=2us$ and $T_d=3us$ and after compensation. It is clear to see that the peak voltage \widehat{V}_R is decreased more with the increase of T_d . And THD is higher with the increase of T_d . However, after adding the dead time compensation, the decrease of \widehat{V}_R can be compensated, and THD is decreased to the ideal value in system without T_d .




Figure 3-17: Output voltage $V_R(t)$. (a) $T_d = 2us$, (b) $T_d = 3us$

As shown in the MATLAB simulation result, the dead time compensation is suitable for different T_d in SPWM system. The value of V_{DTC} and V_{PLC} are the key points in this compensation method, and they can be calculated easily since they are only related to the f_{pwm} , \hat{V}_{tri} and T_d which shown in equation (31) and (37).

3.5 Dead Time effect analysis in 3-level H-Bridge inverter

In this section, the Dead Time effect in a 3-level H-Bridge inverter will be described. In previous section 2.3, the structure and SPWM system of a 3-level H-Bridge inverter has been described. The electrical circuit structure of 2-level and 3-level H-Bridge are same. But the power switches in leg A and leg B are controlled separately by two SPWM signals PWM1 and PWM2. In 3-level H-Bridge inverter, dead time effect is still analysed according to the current direction of $I_{AB}(t)$. As a 3-level H-Bridge inverter, the voltage range of $V_{AB}(t)$ is related to the $V_{sin}(t)$. V_{AB} changes between 0V and $+V_{DC}$ during the positive half period of $V_{sin}(t)$. On the other hand, V_{AB} changes between 0V and $-V_{DC}$ during negative half period of $V_{sin}(t)$. As result, in this section, the dead time effect on 3-level H-Bridge inverter will be analysed in two parts according to the direction of $V_{sin}(t)$ and $I_{AB}(t)$.

3.5.1 Dead Time effect at positive half period of $V_{sin}(t)$

During the positive half period of $V_{sin}(t)$ time, $V_{sin}(t)$ is always larger than $V_{tri2}(t)$, the SB + is always off and SB - is always on. As result, only switch status of SA + and SA - decides the output voltage V_{AB} . Figure 3-18 shows the relation between $V_{sin}(t)$, $V_{tri1}(t)$, switch status of leg A power switches and output voltage V_{AB} during the positive half period of $V_{sin}(t)$.




Figure 3-18: The T_d effect during the positive half period of $V_{sin}(t)$. (a) $I_{AB}>0$,

(b)
$$I_{AB} < 0$$

Focusing on the time when $I_{AB}(t) > 0$ firstly. A complete period of T_{pwm} is from $t = t_0$ to $t_0 + T_{pwm}$. A new PWM period starts at t_0 , $V_{tri1}(t)$ starts from its lowest voltage (0V). From t_0 to t_1 , $V_{sin}(t) > V_{tri1}(t)$, SA + is on, SA – is off, current I_{AB} through the SA + and SB – from leg A to B, the inductive load is charged by DC power, $V_{AB} = +V_{DC}$. At $t = t_1$, $V_{sin}(t_1) < V_{tri1}(t_1)$, SA + turns off, because of the

 T_d , the SA – is off as well. During dead time T_d (t_1 to t_2), only SB – is on, the inductive action keeps current flow in the same direction, which through the SB – and the diode DA –. The voltage drop on the diode is ignored, so the voltage at point V_A and V_B are same (connected to the ground), the $V_{AB} = 0V$. At $t = t_2$, SA – turns on. From t_2 to t_3 , SA – and SB – are on, inductive current flows through the SB – and SA-, $V_{AB}=0$. At $t=t_3$, $V_{sin}(t_3)>V_{tri1}(t_3)$, SA- turns off, while SA+ is still off because of T_d . From t_3 to t_4 , the inductive current I_{AB} flows though the SB – and DA – again, V_{AB} is still at OV. Until $t = t_4$, SA + turns on, I_{AB} flows through SA + and SB -, which charge the inductive load, V_{AB} turns to $+V_{DC}$. From t_4 to $(t_0 +$ T_{pwm}), SA + and SB - are on, I_{AB} flows through them, V_{AB} is still equal to $+V_{DC}$. Figure 3-18 (b) shows the dead time effect when $I_{AB} < 0$. Time t starts at t_0 $(V_{tri1}(t_0) = 0V)$. From t_0 to t_1 , $V_{sin}(t) > V_{tri1}(t)$, $SA + \text{and } SB - \text{are on, } V_{AB} = 0$ $+V_{DC}$, the inductive load release energy, keeping the I_{AB} flows in negative direction through SA + and SB -. From t_1 to t_2 , $V_{sin}(t) < V_{tri1}(t)$, SA + is off, SA - is off because of T_d , the inductive action turns on the DA +, current flows through the SB – and DA +, the $V_{AB} = +V_{DC}$. At $t = t_2$, SA – turns on. From t_2 to t_3 , SA – and SB – are both on, the inductive current flows through the SB – and SA – from leg B to leg A, V_{AB} turns to 0V. At $t = t_3, V_{sin}(t_3) > V_{tri1}(t_3), SA$ – turns off. From t_3 to t_4 , $V_{sin}(t) > V_{tri1}(t)$, SA – and SA + are both off because of T_d , the DA + is on again, current flows through the SB – and DA +, V_{AB} = + V_{DC} . At t_4 , SA + turns on. From t_4 to $t_0 + T_{pwm}$, inductive current flows through the SB – and SA +, $V_{AB} = +V_{DC}$.

In a 3-level H-Bridge inverter, the e(t) is introduced as the different voltage between $V_{sin}(t)$ and $V_{tri1}(t)$ or $V_{tri2}(t)$. During the positive half period of $V_{sin}(t)$, $V_{sin}(t)$ is always larger than $V_{tri2}(t)$, which the switches status in leg B is fixed. As result, only the e(t) value between $V_{sin}(t)$ and $V_{tri1}(t)$ is considered during this time. The equation of e(t) is,

$$e(t) = V_{sin}(t) - V_{tri1}(t) \tag{38}$$

The V_e is equivalent to the change in $V_{tri1}(t)$ over the dead time interval. The meaning of V_e in 3-level H-Bridge is same to that in 2-level system. Referring to Figure 3-18, the V_e can be calculated by similar triangle equation. Different to the 2-level system, the peak-to-peak voltage of $V_{tri1}(t)$ is \hat{V}_{tri} instead of $2 * \hat{V}_{tri}$. As result, the equation of V_e in 3-level system is,

$$\frac{V_e}{T_d} = \frac{\widehat{V}_{tri}}{\frac{T_{pwm}}{2}} = V_e = 2f_{tri} * T_d * \widehat{V}_{tri}$$
(39)

The block diagram of relation between e(t) and V_{AB} with different current direction with T_d is shown in Figure 3-19.




Figure 3-19: Relation between e(t) and output V_{AB} during negative period. (a) $T_d = 0$, (b) $T_d > 0$ and $I_{AB} > 0$, (c) $T_d > 0$ and $I_{AB} < 0$.

Figure 3-19 (a) shows the voltage change of V_{AB} under ideal situation ($T_d = 0$), V_{AB} changes once e(t) = 0. With the dead time effect ($T_d > 0$), if $I_{AB} > 0$, V_{AB} turns from $+V_{DC}$ (high-level voltage) to 0V (low-level voltage) at e(t) = 0, while V_{AB} turns from 0V (low-level voltage) to $+V_{DC}$ (high-level voltage) at $e(t) = +V_e$. The time for $V_{AB} = +V_{DC}$ (T_{on}) is decreased by T_d .

On the other hands, when $I_{AB} < 0$, V_{AB} turns from $+V_{DC}$ (high-level voltage) to 0V (low-level voltage) at $e(t) = -V_e$, while V_{AB} turns from 0V (low-level voltage) to 96

 $+V_{DC}$ (high-level voltage) at e(t)=0. The time for $V_{AB}=+V_{DC}$ (T_{on}) is increased by T_d .

Referring to Figure 3-18, the duty cycle of T_d , D_{T_d} in the 3-level H-Bridge can be calculated as,

$$D_{T_d} = \frac{T_d}{T_{nwm}} = \frac{V_e}{2\hat{V}_{tri}} \tag{40}$$

With the T_d , when $I_{AB} > 0$, the duty cycle D is decreased by D_{T_d} , so $D_{AB} = D - D_{T_d}$. when $I_{AB} < 0$, the duty cycle D is increased by D_{T_d} , so $D_{AB} = D + D_{T_d}$. As result, the equation of D_{AB} in 3-level H-Bridge inverter (positive period of $V_{sin}(t)$) is,

$$D_{AB} = \frac{\widehat{V}_{sin} * \sin(\omega_{sin}t)}{\widehat{V}_{tri}} - sgn(I_{AB}) * D_{T_d} \qquad sin(\omega_{sin}t) > 0$$
 (41)

The $sgn(I_{AB})=1$ when $I_{AB}>0$, while $sgn(I_{AB})=-1$ when $I_{AB}<0$. The fundamental voltage of V_{AB} with T_d is $V_{inv}(t)$ which is equal to

$$V_{inv}(t) = V_{DC} * D_{AB} = V_{DC} * \left[\frac{\widehat{V}_{sin} * \sin(\omega_{sin}t)}{\widehat{V}_{tri}} - sgn(I_{AB}) * D_{T_d} \right]$$
(42)

According to equation (42), after adding the T_d into system, a $V_{DC} * sgn(I_{AB}) * D_{T_d}$ voltage drop is caused.

3.5.2 Dead Time effect at negative half period of $V_{sin}(t)$

At the negative half period of $V_{sin}(t)$, since the $V_{tri1}(t)$ is always larger than $V_{sin}(t)$, SA + keeps off, while SA - keeps on. During this time, the SPWM system focuses on

 $V_{sin}(t)$ and $V_{tri2}(t)$. Figure 3-20 shows the dead time effect in 3-level system with different direction of I_{AB} .




Figure 3-20: The dead time effect during the negative period of $V_{sin}(t)$.

Firstly, focusing on the dead time effect when $I_{AB}>0$. Starting at $t=t_0$, the $V_{tri2}(t_0)=-\widehat{V}_{tri}$. From t_0 to t_1 , $V_{sin}(t)>V_{tri2}(t)$, SB+ is off, SB- is on, inductive current flows through the SA- and SB- from leg A to leg B, $V_{AB}=0$. At $t=t_1$, $V_{sin}(t_1)< V_{tri2}(t_2)$, SB- turns off, inductive action turns DB+ on. From

 t_1 to t_2 , current flows through the SA- and DB+ from leg A to B, $V_{AB}=-V_{DC}$. SB+ turns on at $t=t_2$, from t_2 to t_3 , inductive current flows through the SA- and SB+, $V_{AB}=-V_{DC}$. At $t=t_3$, $V_{sin}(t_3)>V_{tri2}(t_3)$, SB+ turns off, DB+ turns on. During T_d (t_3 to t_4), the inductive current flows through SA- and DB+, $V_{AB}=-V_{DC}$. At $t=t_4$, SB- is turned on, current flows through the SA- and SB-, V_{AB} turns to OV. From t_4 to t_0+T_{pwm} , switching status remains, so as the V_{AB} and I_{AB} conditions remain.

Now, focusing on the time when $I_{AB} < 0$. The PWM period starts at t_0 , $V_{tri}(t_0) = -\hat{V}_{tri}$. From t_0 to t_1 , $V_{sin}(t) > V_{tri2}(t)$, SB — is on, SB + is off, inductive current flow through the SA — and SB — from leg B to A, $V_{AB} = 0V$. At $t = t_1$, SB — turns off. The time from t_1 to t_2 is dead time, SB — is off, SB + is still off, and so inductive action turns on the DB —, current flows through the SA — and DB —, V_{AB} is still OV. At $t = t_2$, SB + turns on. From t_2 to t_3 , SA — and SB + are on, current flows through the SB + and SA —, the inductive load is charged by DC voltage, $V_{AB} = -V_{DC}$. At $t = t_3$, SB + turns off, inductive action turns on the DB — again keeping current flows through the SA — and DB —, V_{AB} turns to OV. Durning the T_d (t_3 to t_4), SB — is still off, inductive current still flows through the SA — and DB —, V_{AB} = OV. At $t = t_4$, SB — turns on. From t_4 to t_0 + T_{pwm} , current flows through the SA — and SB — again, V_{AB} = OV.

During the negative half period of $V_{sin}(t)$, the switches status on leg A are fixed. Only the difference value between $V_{sin}(t)$ and $V_{tri2}(t)$ is considered.

$$e(t) = V_{sin}(t) - V_{tri2}(t) \tag{43}$$

Figure 3-21 shows the relation between e(t) and V_{AB} with dead time effect.




Figure 3-21: Relation between e(t) and output V_{AB} during negative period. (a) $T_d=0$, (b) $T_d>0$ and $I_{AB}>0$, (c) $T_d>0$ and $I_{AB}<0$.

Figure 3-21 (a) shows the ideal situation $(T_d=0)$ of V_{AB} changes with e(t). V_{AB} changes between 0 and $-V_{DC}$ at e(t)=0.

Referring to **Figure 3-21**, if $I_{AB} > 0$, V_{AB} turns from 0V (high-level voltage) to $-V_{DC}$ (low-level voltage) at e(t) = 0, while V_{AB} turns from $-V_{DC}$ (low-level voltage) to 0V (high-level voltage) at $e(t) = +V_e$. The time duration for $V_{AB} = 0V$ (T_{on}) is decreased by T_d .

On the other hands, when $I_{AB} < 0$, V_{AB} turns from 0V (high-level voltage) to $-V_{DC}$ (low-level voltage) at $e(t) = -V_e$, while V_{AB} turns from $-V_{DC}$ (low-level voltage) to 0 (high-level voltage) at e(t) = 0. The time for $V_{AB} = 0V$ (T_{on}) is increased by T_d . The duty cycle of dead time is $D_{T_d} = \frac{V_e}{2*\hat{V}_{tri}}$. When $I_{AB} > 0$, $D_{AB} = D - D_{T_d}$. When $I_{AB} < 0$, $D_{AB} = D + D_{T_d}$. Taking the D_{T_d} into the equation (19), equation of D_{AB} is,

$$D_{AB} = \frac{\widehat{V}_{sin} * \sin(\omega_{sin}t)}{\widehat{V}_{tri}} + 1 - sgn(I_{AB}) * D_{Td}$$
(44)

The fundamental voltage equation is,

$$V_{inv}(t) = V_{DC} * \left[\frac{\widehat{V}_{sin} * \sin(\omega_{sin}t)}{\widehat{V}_{tri}} - sgn(I_{AB}) * D_{T_d} \right]$$
(45)

Which is equal to the equation (42) described before in positive period of $V_{sin}(t)$.

As result, whenever the positive or negative period of $V_{sin}(t)$, the fundamental voltage $V_{inv}(t)$ is decreased by $sgn(I_{AB})*D_{T_d}$, and it is only related to the current direction of I_{AB} .

3.6 Dead Time Compensation in 3-level H-Bridge inverter

The previous section describes the dead time effect in a 3-level H-Bridge inverter. In this section, the Dead Time Compensation system in 3-level H-Bridge inverter will be introduced and described.

Equation (45) provides the output fundamental voltage $V_{inv}(t)$ under the dead time effect. In equation (45), $D_{T_d} = \frac{V_e}{2*\hat{V}_{tri}}$, equation (45) is equivalent to

$$V_{inv}(t) = \frac{\widehat{V}_{sin} * \sin(\omega_{sin}t) - \frac{1}{2}V_e * sgn(I_{AB})}{\widehat{V}_{tri}}$$
(46)

The term $\widehat{V}_{sin} * \sin(\omega_{sin}t)$ is the original reference signal $V_{sin}(t)$, and the term $-\frac{1}{2}V_e * sgn(I_{AB}) = V_{DT}$ is due to the dead time. The effect of dead time can be reduced by adding a term to nullify V_{DT} , $0 = V_{DT} + V_{DTC}$, where V_{DTC} is the deadtime compensation voltage.

$$V_{DTC} = \frac{1}{2}V_e * sgn(I_{AB}) \tag{47}$$

The equation of V_{DTC} in 2-level and 3-level system are same, the difference is the value of V_e . In 2-level system, $V_e = 4 * f_{pwm} * T_d * \widehat{V}_{tri}$, while in 3-level system, $V_e = 2 * f_{pwm} * T_d * \widehat{V}_{tri}$.

Figure 3-22 shows the block diagram of **DTC** system in 3-level system.




Figure 3-22: Block diagram of DTC in 3-level system.

Similar to the 2-level DTC system, after adding V_{DTC} , phase lag remained. As result, PLC system is also required.

As described before in section 3.3, the **PLC** system in 2-level and 3-level system are same. But the phase lag compensation value V_{PLC} are different. In the 3-level system, the V_{PLC} is equal to

$$V_{PLC} = 2 * T_{delay} * \hat{V}_{tri} * f_{pwm} * sgn(V_{tri})$$
 (48)

Since $T_{delay} = \frac{1}{2}T_d$, $V_{PLC} = T_d * \hat{V}_{tri} * f_{pwm} * sgn(V_{tri})$. Because the phase and frequency of $V_{tri1}(t)$ and $V_{tri2}(t)$ are same, either of them can be used as the reference to decide the $sgn(V_{tri})$. If the gradient of $V_{tri1}(t)$ or $V_{tri2}(t)$ is positive, $sgn(V_{tri}) = -1$. If the gradient of $V_{tri1}(t)$ or $V_{tri2}(t)$ is negative, $sgn(V_{tri}) = +1$. The final block diagram of DTC and PLC is shown in Figure 3-23.




Figure 3-23: Block diagram of DTC and PLC system in 3-level system.

After adding the **PLC**, the phase lag is compensated.

In conclusion, the new modulation signal after adding DTC and PLC is equal to $V_{sin}(t) + V_{DTC} + V_{PLC}$, and this new value will be compared with $V_{tri1}(t)$ and 104

 $V_{tri2}(t)$ to produce new **SPWM** output signal. The block diagram of Dead Time Compensation in 3-level H-Bridge inverter is shown in **Figure 3-24**.




Figure 3-24: The block diagram of Dead Time Compensation in 3-level H-Bridge inverter.

The aim of Dead Time Compensation in 3-level system is still to produce ideal output voltage V_{AB} by updating new modulation signal for compensating the energy loss and distortion caused by T_d .

3.7 MATLAB Simulink simulation of Dead Time Compensation in 3-level H-Bridge inverter

The Dead Time Compensation system in 3-level H-Bridge inverter has been described in previous section. This section will show the Simulink simulation of Dead Time Compensation in 3-level H-Bridge inverter.

Figure 3-25 (a) shows the structure of 3-level H-Bridge inverter and **Figure 3-25** (b) shows the 3-level *SPWM* system with dead time in Simulink simulation.

In this simulation, the inverter system drives a resistive load R_{out} . The parameter of component in the H-Bridge inverter are shown in Figure 3-25 (a). The sinusoidal reference voltage $V_{sin}(t) = 0.65 * \sin(2\pi * 50 * t)$ with peak value $\hat{V}_{sin} = 0.65$ and a frequency $f_{sin} = 50Hz$. For the PWM carrier signal, the peak value $\hat{V}_{tri} = 1$. $V_{tri1}(t)$ changes between 0V and 1V, $V_{tri2}(t)$ changes between 0V and -1V. Their frequency $f_{pwm} = 20kHz$.




Figure 3-25: (a) 3-level H-Bridge inverter and its control signal, (b) 3-level SPMW system.

Figure 3-26 shows the DTC and PLC system in simulation. A "SWITCH" function in Simulink is acted as a current direction detector, which decides the value of V_{DTC} . The V_{PLC} is achieved by reading the gradient of $V_{tri1}(t)$, if gradient is positive, V_{PLC} is negative, while V_{PLC} is positive when gradient is negative. As shown in Figure 3-26 (c), the final modulation signal with DTC and PLC is equal to $V_{sin}(t) + V_{DTC} + V_{PLC}$.




Figure 3-26: (a) *DTC* system, (b) *PLC* system, (c) 3-level *SPWM* with *DTC* and *PLC*.

Figure 3-27 shows the original $V_{sin}(t)$, $V_{tri1}(t)$ and output voltage V_{AB} with and without Dead Time compensation system. Figure 3-28 shows the original $V_{sin}(t)$, $V_{tri2}(t)$ and output voltage V_{AB} with and without Dead Time compensation system.




Figure 3-27: waveform of $V_{sin}(t)$, $V_{tri1}(t)$ and $V_{AB}(t)$.




Figure 3-28: waveform of $V_{sin}(t)$, $V_{tri2}(t)$ and $V_{AB}(t)$.

 $V_{AB}(t)(T_d=0)$ is the ideal output voltage without dead time, $V_{AB}(t)(T_d>0)$ is the output voltage with dead time, and $V_{AB}(t)(DTC\&PLC)$ is the output voltage after adding the DTC and PLC system. It is clear to see that after adding the DTC and PLC system, all $V_{AB}(t)(DTC\&PLC)$ under different condition are equal to the ideal output voltage $V_{AB}(t)(T_d=0)$.

Figure 3-29 shows the output voltage on the resistor R_{out} under different conditions.




Figure 3-29: $V_R(t)$ with different conditions.

 $V_R(t)(T_d=0)$ is the ideal output resistor voltage, $V_R(t)(T_d=1us)$ means the resistor voltage with 1us dead time, the $V_R(t)(DTC\&PLC)$ means the output resistor

voltage when the system with DTC and PLC. The peak modulation index is 0.65. The $T_d = 1us$, according to equation (45), the voltage reduction caused by the dead time is equal to $V_{DC} * \left[\frac{1}{2} * \frac{V_e}{\hat{V}_{trt}} \right] = 2V$. As shown in Figure 3-29, when $T_d = 1us$, the peak voltage of $V_R(t)$ drops from 65V to 63V. After adding the Dead Time Compensation system, the voltage drop is compensated, in addition, the distortion caused by T_d is compensated especially during the zero-crossing time. The THD is decreased to 0.12% after adding the Dead Time Compensation.

Figure 3-30 shows the output current through the R_{out} which is $I_R(t)$ under different conditions.




Figure 3-30: resistor current $I_R(t)$ under different conditions.

The current $I_R(t) = \frac{V_R(t)}{R_{out}}$, the $R_{out} = 4 \Omega$, without dead time effect, peak voltage $\hat{V}_R = 65V$, $I_R(t) = \hat{I}_R = 16.25A$. With $T_d = 1us$, the voltage drop is 2V, which cause the 0.5A current reduction as well. As result, the current $I_R(t)(T_d = 1us)$ is

equal to 15.75A referring to Figure 3-30. After adding the DTC and PLC system, the current drop is compensated. The distortion caused by T_d is compensated especially during the zero-crossing.




Figure 3-31: waveform of output voltage $V_R(t)$. (a) $T_d=2us$, (b) $T_d=3us$

As shown in Figure 3-31, with the increase of T_d , the voltage reduction is larger, and more distortion is caused especially during the zero-crossing. As shown in Figure 3-31 (a), after adding the DTC and PLC system, the voltage drops and distortion caused by $T_d = 2us$ are both compensated. When $T_d = 3us$, the voltage drops are compensated by the DTC and PLC, but the distortion caused by $3us T_d$ is not be fully compensated. The THD after adding VDTC and VPLC is 0.25%. As described before in section 3.4, the Dead Time compensation can produce ideal $V_{AB}(t)$, but the T_d still exists. In the 3-

level system, $\mathbf{0V}$ is the lowest peak voltage of $V_{tri1}(t)$ and the highest peak voltage of $V_{tri2}(t)$, when the modulation reference signal close to $\mathbf{0V}$, the turn on time of PWM1 and PWM2 are very short, which the turn on time of SA + and SB + are very short. Even with the Dead Time Compensation, the long T_d will cover the short turn on time of power switches especially during the zero-crossing time. As result, it is hard to produce the ideal V_{AB} during this time, which the distortion can not be fully compensated.

In conclusion, from section 3.4 to 3.5, the dead time effect and dead time compensation in 3-level H-Bridge inverter are introduced and described. This section shows the MATLAB/Simulink simulation of DTC and PLC system in 3-level H-Bridge inverter. It proves that the DTC can compensate the voltage drop and distortion caused by T_d , and PLC can remove the phase lag. But with the increase of T_d , the distortion caused by dead time effect is hard to be fully compensated. This is one point required to be improved in the future.

3.8 Chapter Conclusion

This chapter has demonstrated how dead time effects the performance of an inverter system. A deadtime compensation (*DTC*) has been proposed that helps to reduce the waveform distortion nearby the zero-crossing points and voltage and current reduction. Since the *DTC* introduced a delay into bridge output, further compensation system has

been incorporated to remove this phase lag. Finally, the performance of the compensation system has been demonstrated using MATLAB/Simulink simulations.

Comparing the V_{DTC} and V_{PLC} value in the 2-level and 3-level H-Bridge inverter, the two values in the 3-level dead time compensation is lower than that in 2-level dead time compensation because of the peak-to-peak voltage of carrier signal. In 2-level H-Bridge inverter, with the increase of T_d , the V_{DTC} and V_{PLC} value will be increased as well for compensate it. As result, the peak voltage of $V_{sin}(t) + V_{PLC} + V_{DTC}$ will easily over the \hat{V}_{tri} which cause over modulation. But in 3-level H-Bridge inverter dead time compensation, with same T_d , the V_{DTC} and V_{PLC} are lower, which the over modulation does not happen easily.

Chapter 4

Power electronic hardware system design

This chapter describes the design of the power electronic hardware platform that is subsequently used to provide experimental validation of the proposed dead time compensation scheme. The system consists of a H-bridge inverter, *LCL* filter connected between the inverter and the load/grid and a microprocessor controller.

Figure 4-1 shows the block diagram of the whole grid connected power inverter system.




Figure 4-1: Block Diagram of grid connected power inverter circuit.

4.1 Design of *LCL* filter

The LCL filter shown in Figure 4-2 is connected between the inverter output V_{AB} and grid V_{grid} and is used to attenuate the PWM harmonics to an acceptable level. It is essential that the filter is carefully designed to ensure adequate filtering while not introducing unwanted resonant behavior. The filter provides multiple functions:

- i) Converts V_{AB} from SPWM to a sinewave
- ii) Attenuates high frequency components of I_{grid} so the grid current is sinusoidal
- iii) Limits the rate of the change I_{AB} to provide controllable dynamics for inverter
- iv) Provides enough energy for maintaining current flow direction and voltage level during dead time.




Figure 4-2: A basic electrical circle of *LCL* filter.

Equation (49) and (50) show the inverter voltage to grid current transfer function of *LCL* filter with and without damping resistor. Without the damping resistor the filter will exhibit unwanted resonant behavior, and this is not desirable since it can cause excessive energy flow and destabilize the control system. Equation (51) shows how to calculate the resonance frequency of *LCL* filter. The resonance frequency should be larger than 10 times of fundamental frequency and lower than half of switching frequency [48][50].

$$H_{LCL}(s) = \frac{I_{grid}(s)}{V_{AB}(s)} = \frac{1}{(L_{inv} * L_{grid} * C_f)s^3 + (L_{inv} + L_{grid})s}$$
(49)

$$H_{LCL(damping)}(s) = \frac{I_{grid}(s)}{V_{AB}(s)} = \frac{C_f * R_d + 1}{(L_{inv} * L_{grid} * C_f)s^3 + (C_f * (L_{inv} + L_{grid}) * R_d)s^2 + (L_{inv} + L_{grid})s} (50)$$

$$\omega_{res} = \sqrt{\frac{L_{inv} + L_{grid}}{L_{inv} * L_{grid} * C_f}}$$
 (51)

Figure 4-3 shows the block diagram of Grid connected H-Bridge inverter and

Table 5 introduces the parameters in inverter system which will be used for designing the *LCL* filter.




Figure 4-3: Block diagram of Grid connected H-Bridge inverter.

Table 5: Parameter in the *LCL* filter design.

Parameter	Symbol	Value
Grid Voltage	V_{grid}	$50(V_{rms})$
Secondary Grid Voltage	$V_{grid(s)}$	$230(V_{rms})$
Grid Current	I_{grid}	$10(A_{rms})$
DC Supply Voltage	V_{DC}	100 (<i>V</i>)
Rated Power	S	500 (<i>VA</i>)
Fundamental frequency	f_{sin}	50 (<i>Hz</i>)
SPWM frequency	f_{pwm}	20k(Hz)
Max Current Ripple		10%

In this research, a transformer is used to transfer the output voltage after LCL filter

 (V_{grid}) into the grid net $(V_{grid(s)})$ system. The design of ${\it LCL}$ filter is related to the

parameter supplied in

Table 5 and the design of it will be introduced step by step in this section.

4.1.1 Inverter side inductor L_{inv} design

Since the switching frequency is much higher than the resonance frequency. The impedance of C_f is ignored and the resistor R_d is ignored. As result, L_{inv} is main inductor to filter the high frequency ripple.




Figure 4-4: inverter side inductor voltage and max current ripple.

Because the switching frequency is much higher than the fundamental frequency, the voltage V_{AV} is the voltage after filter which can be seen as the fundamental voltage V_{inv} . The voltage on inverter side inductor L_{inv} is equal to $V_{AB} - V_{inv}$, $V_{L_{inv}} = V_{AB} - V_{inv}$.

By using the equation for the inductor, voltage and ripple current, the ripple current can be calculated as shown in the equation (52) and (53). The \mathbf{D} is the duty cycle.

$$V_{AB} - V_{AV} = V_{DC} - V_{inv} = L_{inv} * \frac{\Delta I_{pp}}{D * T_{pwm}}$$
 (52)

$$\Delta I_{pp} = \frac{D * T_{pwm} * (V_{DC} - V_{inv})}{L_{inv}}$$

$$(53)$$

Since,

$$V_{inv} = V_{DC} * D = V_{DC} * m_i = V_{DC} * \frac{\widehat{V}_{sin}}{\widehat{V}_{tri}} * sin(\omega_{sin}t)$$

$$\Delta I_{pp} = \frac{\frac{\widehat{V}_{sin}}{\widehat{V}_{tri}} * sin(\omega_{sin}t) * T_{pwm} * V_{DC} * \left(1 - \frac{\widehat{V}_{sin}}{\widehat{V}_{tri}} * sin(\omega_{sin}t)\right)}{L_{inv}}$$
(54)

The calculation of duty cycle and fundamental voltage has been explained in the previous chapter. The final calculation of ripple current is shown in the equation (54). Differentiating (54) allows the maximum ripple value to be found. Then the $I_{pp(\max)}$ can be found when $\sin(\omega_{sin}t) = \frac{1}{2\frac{\widehat{V}_{sin}}{\widehat{V}_{tri}}}$. As result, the equation of maximum ripple current is shown in equation (55), and the inverter side induction can be calculated in equation (56).

$$\Delta I_{pp(MAX)} = \frac{T_{pwm} * V_{DC}}{4 * L_{inv}} \tag{55}$$

$$L_{inv} = \frac{V_{DC}}{4 * f_{pwm} * \Delta I_{pp(MAX)}}$$
 (56)

According to the reference [50], the current ripple should be kept lower than 5% to 10%. A value of 10% is chosen in this research. Max current ripple of I_{grid} occurs when it reaches to \hat{I}_{grid} . As the result, the $\Delta I_{pp(MAX)} = I_{grid(rms)} * \sqrt{2} * 10\%$. The V_{DC} is 100V and $I_{grid(rms)}$ is 10A, f_{pwm} is 20kHz. Then the $L_{inv} = 0.9mH$.

4.1.2 Capacitor C_f design

The capacitor C_f is used to suppress the reactive power from total rated power from grid. The reactive power should be limited 5% to 10% of the rated power [48]. Equation

(57) shows the relationship of for the reactive power, Q, of C_f . Since reactive power Q should be 5% of rated power S, the value of C_f can be calculated by equation (58).

$$Q = \frac{(V_{grid(rms)})^2}{\frac{1}{2\pi f_{grid} * C_f}}$$
(57)

$$C_f = \frac{S * 5\%}{(V_{grid(rms)})^2 * 2\pi f_{grid}}$$

$$(58)$$

The rated power of grid is equal to 500VA, $V_{grid(rms)}=50V$ and $f_{grid}=50Hz$. The $C_f=31.8uF$.

4.1.3 Grid side inductor (L_{grid}) design

The total inductance of L_{inv} and L_{grid} should be as small as possible to limit the voltage drop on the inductors. With a low fundamental frequency, the C_f can be treated like an open circuit, only L_{inv} and L_{grid} need to be considered. The voltage drop on the total inductor should be lower than 10% from grid voltage. The impedance of series inductor can be calculated as $2\pi * f_{grid} * (L_{inv} + L_{grid})$. Then the voltage on total inductor can be calculated by equation (59). Since the I_{rated} is equal to $\frac{s}{V_{grid(rms)}}$, the total inductance can be calculated by equation (60).

$$V_{drop} = I_{rated(rms)} * 2\pi * f_{grid} * (L_{inv} + L_{grid}) = 10\% * V_{grid(rms)}$$
 (59)

$$L_{inv} + L_{grid} = \frac{10\% * V_{grid(rms)}}{\frac{S}{V_{grid(rms)}} * 2\pi * f_{grid}} = \frac{10\% * V_{grid(rms)}^{2}}{S * 2\pi * f_{grid}}$$
(60)

According to all parameters known the $L_{Total} = 1.59mH$ and $L_{grid} = 0.69mH$. Now according to resonant frequency ω_{res} equation in (51), $f_{res} = 1446Hz$ which is higher than 10 times of f_{grid} and lower than half of f_{pwm} [48][50], and so meets the design requirements.

4.1.4 Damping resistor R_d design.

The damping resistor is used for decreasing the influence the resonance caused by *LCL* filter. The resistor should not be large for avoiding energy loss and filter efficiency of *LCL*. Equation (61) shows the method for calculating the damping resistor.

$$R_d = \frac{1}{2\pi f_{pwm} * C_f} \tag{61}$$

The R_d is equal to 0.25 Ω .

According to Equation (49), the bode diagram of *LCL* without damping resistor is shown in **Figure 4-5**. According to equation (50), the bode diagram of *LCL* with damping resistor is shown in **Figure 4-6**.




Figure 4-5 : Bode diagram of LCL without damping resistor.




Figure 4-6 : Bode diagram of LCL with damping resistor.

The advantage of LCL filter is its high -60dB/dec after the resonance frequency, which provide good low-pass filter for high switching frequency. Comparing the LCL system with and without damping resistor, the high gain at f_{res} is decreased from 200dB to 0dB. As result, the instability system caused by the resonance frequency form LCL will be damped by the R_d .

4.2 Grid Connected Power Inverter System

4.2.1 Phase Locked Loop (PLL)

In PLL system, the angle between d-axis and α -axis represents the grid angle, and the value on q-axis is kept at 0. As shown in Figure 4-7, the θ_{grid} and V_{grid} represent the actual grid voltage angle and vector voltage. The $\widehat{\theta}_{grid}$ is the angle between d-axis voltage and α -axis which is calculated from the PLL system, the \widehat{d} and \widehat{q} are dq axis from PLL.




Figure 4-7: dq reference frame in PLL system of grid.

Here $\Delta \theta = \theta_{grid} - \widehat{\theta}_{grid}$ is the error between the actual grid angle and angle estimated by the **PLL**. The **q** axis voltage \widehat{V}_q is given by equation (62)

$$\widehat{V}_{q} = V_{grid} * sin(\Delta \theta) \tag{62}$$

Assuming $\Delta \boldsymbol{\theta}$ is very small, then the $\widehat{\boldsymbol{V}}_{\boldsymbol{q}}$ can be calculated in equation (63)

$$\widehat{V}_q = V_{grid} * \Delta \theta \tag{63}$$

Since $\Delta\theta=\theta_{grid}-\widehat{\theta}_{grid}$, the block diagram of PLL closed loop is shown in Figure 4-8. As described previously, the PLL produces grid angle achieved by keeping the \widehat{V}_q to 0 through PI compensation. The \widehat{V}_q should kept same to the reference voltage $V_{q(ref)}$. So, the $-\widehat{V}_q$ keep same to the $-V_{q(ref)}$ which is shown in Figure 4-8 (b). Because the $V_{q(ref)}$ is 0, Figure 4-8 (c) shows the final equivalent block diagram of PLL. The input of PI compensator is equal to $+\widehat{V}_q-0$.




Figure 4-8: Block diagram of PLL loop.

The close-loop transfer function of **PLL** is shown in equation (64).

$$H_{close}(s) = \frac{K_{PI(PLL)}(s) * V_{grid}}{s + K_{PI(PLL)}(s) * V_{grid}}$$
(64)

The gain of $PI K_{PI(PLL)}$ is shown in equation (65).

$$K_{PI(PLL)}(s) = K_{p(PLL)} + \frac{K_{i(PLL)}}{s}$$
(65)

Putting the gain of $K_{PI(PLL)}$ into the close-loop transfer function for the PLL is,

$$H_{close}(s) = \frac{V_{grid} * K_{p(PLL)} * s + V_{grid} * K_{i(PLL)}}{s^2 + V_{grid} * K_{p(PLL)} * s + V_{grid} * K_{i(PLL)}}$$
(66)

Since it is a second-order system, comparing it to a standard second-order system allows coefficients to be chosen:

$$s^{2} + V_{grid} * K_{p(PLL)} * s + V_{grid} * K_{i(PLL)} = s^{2} + 2 * \zeta * \omega_{n} * s + \omega_{n}^{2}$$
 (67)

Then, according to equation (68) and (69), the value of $K_{p(PLL)}$ and $K_{i(PLL)}$ in PI system can be calculated.

$$K_{p(PLL)} = \frac{2 * \zeta * \omega_n}{V_{grid}} \tag{68}$$

$$K_{i(PLL)} = \frac{\omega_n^2}{V_{grid}} \tag{69}$$

In these two equations, ζ is damping ratio and ω_n is natural frequency. The ω_n is equal to the fundamental frequency ω_{sin} . The damping ration ζ can be calculated according to overshoot desired in PI calculation [80]-[83]. Normally, damping ratio is set as 0.707 [82][83]. The value V_{grid} here will taking the peak voltage of grid voltage \widehat{V}_{grid}

4.2.2 PI current control

As described before about the PI current controller in power grid connected system, the whole system consists of the $\alpha\beta$ to dq system, PI calculation and decoupling system.

In single-phase grid system, the grid current is transformed from to $I_{grid(\alpha)}$ to $I_{grid(\beta)}$ by delaying $I_{grid(\alpha)}$ by $\frac{\pi}{2}$. Because the fundamental frequency of grid is low, the impedance of capacitor C_f in LCL filter can be assumed be an open circuit. In the PI current control calculation, only the impedance of filter inductors should be considered. The relationship between the inverter side fundamental voltage, grid current and grid side voltage is,

$$V_{inv} = R_T * I_{grid} + \frac{d}{dt} * L_T * I_{grid} + V_{grid}$$
 (70)

Here R_T is the total resistance of R_{inv} and R_{grid} , while L_T is the total inductance of L_{inv} and L_{grid} . In the $\alpha\beta$ reference frame. Then the $V_{inv(\alpha\beta)}$ can be transferred to dq frame by equation (72).

$$V_{inv(\alpha,\beta)} = R_T * I_{grid(\alpha,\beta)} + \frac{d}{dt} * L_T * I_{grid(\alpha,\beta)} + V_{grid(\alpha,\beta)}$$
 (71)

$$V_{inv(dq)} = [T]V_{inv(\alpha,\beta)} \tag{72}$$

The [T] is the park transformer function. With equation (71) and park transfer function, the progress of dq transfer is shown from equation (73) to equation (79).

$$[T][V_{inv(\alpha\beta)}] = [T][R][T]^{-1}[I_{grid(\alpha\beta)}] + [T]\frac{d}{dt}\{[L][T][T]^{-1}[I_{grid(\alpha\beta)}]\} + [T][V_{grid(\alpha\beta)}]$$
(73)

$$[V_{inv(dq)}] = [R][I_{grid(dq)}] + [T][L]\frac{d}{dt}\{[T]^{-1}[I_{grid(dq)}]\} + [V_{grid(dq)}]$$
(74)

$$[V_{inv(dq)}] = [R][I_{grid(dq)}] + [T]\frac{d}{dt}\{[T]^{-1}\}[L][I_{grid(dq)}] + [T][L][T]^{-1}\frac{d}{dt}\{I_{grid(dq)}\} + [V_{grid(dq)}]$$
(75)

$$[R] = \begin{bmatrix} R_T & \mathbf{0} \\ \mathbf{0} & R_T \end{bmatrix}, [L] = \begin{bmatrix} L_T & \mathbf{0} \\ \mathbf{0} & L_T \end{bmatrix}, [T] \frac{d}{dt} [T]^{-1} = \begin{bmatrix} \mathbf{0} & -\omega_{grid} \\ \omega_{grid} & \mathbf{0} \end{bmatrix}, [T] [T]^{-1} = \begin{bmatrix} \mathbf{1} & \mathbf{0} \\ \mathbf{0} & \mathbf{1} \end{bmatrix} (76)$$

$$\begin{bmatrix} V_{inv(d)} \\ V_{inv(q)} \end{bmatrix} = \begin{bmatrix} R_T & -\omega L_T \\ \omega L_T & R_T \end{bmatrix} \begin{bmatrix} I_{grid(d)} \\ I_{grid(q)} \end{bmatrix} + \begin{bmatrix} L_T & 0 \\ 0 & L_T \end{bmatrix} \frac{d}{dt} \begin{bmatrix} I_{grid(d)} \\ I_{grid(q)} \end{bmatrix} + \begin{bmatrix} V_{grid(d)} \\ V_{grid(q)} \end{bmatrix}$$
(77)

$$R_T * I_{grid(d)} + L_T * \frac{d}{dt} I_{grid(d)} = V_{inv(d)} + \omega_{grid} L_T * I_{grid(q)} - V_{grid(d)}$$
 (78)

$$R_T * I_{grid(q)} + L_T * \frac{d}{dt} I_{grid(q)} = V_{inv(q)} - \omega_{grid} L_T * I_{grid(d)} - V_{grid(q)}$$
 (79)

According to equation (78) and (79), the system of *dq* frame is shown in **Figure 4-9**.




Figure 4-9: Block diagram about inverter and grid side voltage and current in dq frame.

As shown in Figure 4-9, there is a cross-coupling between the d & q axis grid currents caused by the $\omega_{grid}L_T$ term. In order to make decoupled close-loop control of current $I_{grid(d)}$ and $I_{grid(q)}$, the inverter side voltage should be controlled as follows,

$$V_{inv(d)} = V_{con(d)} - \omega L_T * I_{grid(q)} + V_{grid(d)}$$
(80)

$$V_{inv(q)} = V_{con(q)} + \omega L_T * I_{grid(d)} + V_{grid(q)}$$
(81)

The $V_{con(d)}$ and $V_{con(q)}$ are calculated voltages produced from the PI compensator in current control. Adopting equation (80) and (81), the block diagram of decoupling system in current control is shown in Figure 4-10.




Figure 4-10: Block diagram of decoupling system.

Now, combining the control and hardware platform system from block diagram in **Figure 4-10** and **Figure 4-9**, and after decoupling, only the *PI* and impedance $\frac{1}{R_T + sL_T}$ are remaining as shown in **Figure 4-11**.




Figure 4-11: Close loop of PI current Control system.

In Figure 4-11, the G_{PWM} is the gain between the value from the PI and PWM control with the actual output from the inverter. It represents the energy loss on the switches in inverter. In this research, the G_{PWM} is assumed to be 1, which the low energy loss on the switches can be ignored.

The closed loop transfer function of **PI** current control is applied as equation.

$$H_{PI(close)}(s) = \frac{K_{p(PI)}s + K_{i(PI)}}{L_{T}s^{2} + (R_{T} + K_{p(PI)})s + K_{i(PI)}}$$
(82)

Now, the $s^2 + \frac{R_T + K_{p(PI)}}{L_T} s + \frac{K_{i(PI)}}{L_T}$ is another standard second-order system which can be related to the second-order prototype $s^2 + 2 * \zeta * \omega_n * s + \omega_n^2$. As result, the $K_{p(PI)}$ and $K_{i(PI)}$ can be calculated in the equation (83) and (84).

$$K_{p(PI)} = 2 * \zeta * \omega_n * L_T - R_T \tag{83}$$

$$K_{i(PI)} = L_T * \omega_n^2 \tag{84}$$

The value chooses of damping ration ζ and ω_n is same to the description in previous section 4.2.1.

The whole system of Grid connected power inverter is shown in Figure 4-12.




Figure 4-12: Block Diagram of whole PI current control and PLL system.

4.3 Circuit design of H-Bridge inverter

The H-bridge converter consists of two identical bridge legs labelled A & B and their gate drivers and protection circuits.

The H-bridge consists of four IMW65R072M1H MOSFETs, each of which are controlled through their own independent gate driver IC. The 1EDBx275F [132] is a single-channel isolated gate drive IC featuring a bootstrap circuit suitable for driving high-side devices. **Figure 4-13** shows the schematic circuit diagram of gate drive circuit of H-Bridge inverter which is divided into two half-bridge legs **A** & **B**. It should be noted that the input (**PWM1**) and outputs (**A**&**B**) have isolated grounds, **GND1** & **GND2** respectively.




Figure 4-13: The schematic circuit diagram of H-Bridge drive circuit

The 1EDBx275F gate driver IC provides separate source and sink (OUT_SRC and OUT_SNK) connections to the MOSFET gate allowing different turn-on and turn-off gate resistor values to be controlled only by the input single on IN + in the chip. The

gate driver input signals PWM1 and $\overline{PWM1}$ are produced from the STM32 microcontroller, and they are complementary. The schematic of drive circuit of leg B of H-Bridge is same as that in leg A. The switches SA + and SB - are controlled by PWM1, while SA - and SB + are controlled by PWM1.

As shown in **Figure 4-13**, there are two different grounds which are isolated by the IC. The *GND*1 is the ground for all control system including microcontroller, gate drive IC, detector circuit and protect circuit. The *GND*2 is the ground for main DC power and H-Bridge.

Figure 4-14 shows the operation of bootstrap circuit in one leg of H-Bridge inverter, the operation on another leg is same.




Figure 4-14: Current flow in bootstrap circuit (a) When PWM1 is low and

 $\overline{PWM1}$ is high, (b) When PWM1 is high and $\overline{PWM1}$ is low.

The bootstrap circuit is used for driving upper power switches such as SA + and SB +. Recalling that a MOSFET switch is turned on when the Gate Source voltage V_{GS} is larger than the MOSFET threshold voltage $V_{th(GS)}$. For the lower side of power switches SA – and SB –, their Source pin is connected to the GND2 (0V) and as result, it is easy to support enough voltage to turn on the lower side switches. For the upper side switches, for example, if the SA + turns on, the voltage between pin Source and GND2 is almost equal to the voltage between A and ABD2, which should be equal to the ABD2 if MOSFET AB is on. Since ABD2 should larger than the threshold voltage ABD2, then voltage between the Gate to ABD2 should be larger than ABD2 the ABD2 should sufficient voltage to turn on the upper side switches in H-Bridge inverter, the bootstrap capacitor ABD2 is charged by +15V through the bootstrap diode ABD2 and this voltage is floated on top of the ABD2 + source voltage to drive its gate.

The voltage source +15V is used for driving power switches. As shown in Figure 4-14, the inner circuit of 1EDBx275F chips can be seen as an equivalent circuit which is consisted of two power switches with complementary control signal. In Figure 4-14 (a), the signal PWM1 is low and $\overline{PWM1}$ is high, switches S1 + and S2 - turns off, while S1 - and S2 + turns on. When S2 + turns on, the switch SA - will be turned on by +15V voltage source, while the SA + turns off. At the same time, the voltage at point A is close to 0 because of GND2, the bootstrap capacitor C1 is charged by the 15V voltage source through bootstrap diode D1. In Figure 4-14 (b), the PWM1 is high and $\overline{PWM1}$ is low, S1 + and S2 - are turned on, while S1 - and S2 + are turned off. The bootstrap capacitor C1 has been fully charged. Now, the capacitor C1

will be the +15V voltage source, and the V_{GS} of SA + is same as the voltage on C1. Because the 15V is higher than the $V_{th(GS)}$, the switch SA + will be turned on. On the other hand, the voltage V_{DDO} is the voltage on C1 to the GND2 which is equal to $V_{DC} + 15V$, so the bootstrap diode D1 stop the current flow from C1 to the 15V voltage source. As result, the DC reverse block voltage for bootstrap diode D1 should be at least larger than V_{DC} .

The value of bootstrap capacitor C1 is the key in the circuit, it is needed to be fully charged during the SA – turns on. During the SA + is turned on, C1 should have enough energy to keep V_{GS} is always higher than $V_{GS(th)}$. The value of C1 can be calculated by equation (85) [133].

$$C1 > \frac{2 * \left[2Q_g + \frac{I_{qbs(max)}}{f} + Q_{ls} + \frac{I_{cbs(leak)}}{f} \right]}{V_{CC} - V_f - V_{LS} - V_{Min}}$$
(85)

 Q_g = Gate charge of high-side FET (Field-Effect Transistor).

f = switching frequency.

 $I_{qbs(max)}$ = Maximum I_{VDDOq} quiescent current which can be found in the 1EDBx275F datasheet.

 $I_{Cbs(leak)}$ = bootstrap capacitor leakage current.

 V_{CC} = Logic supply voltage source.

 V_f = Forward voltage drops across the bootstrap diode.

 V_{LS} = Voltage drops across the low-side FET or load.

 V_{Min} = Minimum voltage between V_G and V_S .

 Q_{ls} = level shift charge required per cycle (Typically 5nC for 500V/600V MGDs (MOS-gate drivers) and 20nC for 1200V MGDs).

In this application, the Q_g is 22nC from the datasheet of MOSFET IMW65R072M1H. Switching frequency is 20kHz. The $I_{qbs(max)}$ is 1mA from the datasheet of 1EDBx275F. The $Q_{ls}=5nC$, $V_{cc}=15V$ and $V_f=1.3V$. The value of V_{LS} , V_{Min} and $I_{Cbs(leak)}$ are assumed be negligible (zero). According to the equation (85), the value of bootstrap capacitor C1 should at least be 14nF. In this project, the value of C1 is 2uF.

4.4 Current and voltage detector

In this project, the *PLL*, *PI* current controller and dead time compensator require current and voltage measurement. This section describes the operation and the design of detection systems.

The first part of detector system is setting the sample resistor for output current and voltage in H-Bridge.

Figure 4-15 shows the schematic diagram of *LCL* filter and detection circuit connected between *leg A* and *leg B* of H-Bridge inverter.




Figure 4-15 : Schematic circuit diagram of main output circuit with sample resistor.

The sample resistor $R_{sample(I_{AB})}$ and $R_{sample(I_{grid})}$ are used for detecting the current of I_{AB} and I_{grid} . As shown in Figure 4-15, the voltage on sample resistor will be detected and this is proportional to the current flowing through the $R_{sample(I_{AB})}$ and $R_{sample(I_{grid})}$ which are I_{AB} and I_{grid} . If these two sample resistors are both equal to 1Ω , the value of $V_{sample(I_{AB})}$ and $V_{sample(I_{grid})}$ are directly equal to I_{AB} and I_{grid} . So, the $V_{sample(I_{AB})}$ and $V_{sample(I_{grid})}$ can represent the sample current of I_{AB} and I_{grid} . But large resistor will increase power loss, the low resistance sample resistor should be chosen. The $R_{sample(I_{AB})}$ and $R_{sample(I_{grid})}$ are both 0.01Ω in this application, and so $V_{sample(I_{AB})} = 0.01 * I_{AB}$ and $V_{sample(I_{grid})} = 0.01 * I_{grid}$. V_{sample} is scaled by the microcontroller, which is introduced in this section later.

The resistors $R_{sample(V1)}$ and $R_{sample(V2)}$ are used for detecting voltage of V_{grid} . The $R_{sample(V1)}$ is large which equal to $0.1M\Omega$, and $R_{sample(V2)}$ is equal to 200Ω . Because of large value of $R_{sample(V1)}$, the influence of sample resistors of V_{grid} can be ignored. The sample voltage $V_{sample(V_{grid})}$ is the voltage on sample resistor $R_{sample(V2)}$, which $V_{sample(V_{grid})} = \frac{R_{sample(V2)}}{R_{sample(V1)} + R_{sample(V2)}} * V_{grid}$. The sample voltage $V_{sample(V_{grid})}$ is 0.002 times of real voltage V_{grid} , $V_{sample(V_{grid})} = 0.002 * V_{grid}$.

The detector circuit design is built based on the *ACPL*_7900 isolation amplifier. It has high frequency bandwidth (100kHz) and short time response. In this application, all detectors have same design. **Figure 4-16** shows the schematic diagram of detector circuit.




Figure 4-16: Schematic diagram of detector circuit.

 V_{sample} represents any sample voltage or current including $V_{sample(I_{AB})}$, $V_{sample(I_{grid})}$ and $V_{sample(V_{grid})}$. The $V_{sample(out)}$ is the output voltage produced by $ACPL_{-}7900$ amplifier. The V_{detect} is the output from the detector including $V_{detect(I_{grid})}$,

 $V_{detect(I_{AB})}$ and $V_{detect(V_{grid})}$ for detect current of I_{grid} , I_{AB} and detect voltage of V_{grid} . The signal produced by the detector will be used for PI current controller, PLL and dead time compensation in microcontroller.

The $ACPL_{-}7900$ is an isolation amplifier which provides an amplification factor out/in = 8. As result, the $V_{sample(out)}$ of I_{grid} and I_{AB} are 0.08 times of real I_{grid} and I_{AB} now. While $V_{sample(out)}$ of V_{grid} is 0.016 times of V_{grid} . Another part of detector circuit is differential amplifier based on the LT1361 which has high frequency bandwidth and short response time in line with the performance of the $ACPL_{-}7900$. The detector output V_{detect} can be easily calculated as equation below.

$$V_{detect} = \frac{R4}{R3} * V_{sample(out)}$$
 (63)

So, the final output V_{detect} can be modified by giving suitable ratio between R3 and R4 providing a method to compensate for the 0.08 and 0.016 scale factors. Another consideration is the acceptable voltage range of microcontroller ADC system. In this application R4 = R3. As result, the output signal $V_{detect(I_{grid})}$ and $V_{detect(I_{AB})}$ from detector are equal to 0.08 time of I_{grid} and I_{AB} . The output signal $V_{detect(V_{grid})}$ is equal to 0.016 times of V_{grid} . $V_{detect(I_{grid})} = 0.08 * I_{grid}$, $V_{detect(I_{AB})} = 0.08 * I_{AB}$, and $V_{detect(V_{grid})} = 0.016 * V_{grid}$.

Power supplies of Detector Circuit

As shown in **Figure 4-16**, in a detector circuit, the $ACPL_{-}7900$ is applied by two separated 5V, and LT1361 is applied by $\pm 12V$ power supply. The voltage source $\pm 12V$ are obtained from the main power system. The two separates 5V connected to

VDD1 and **VDD2** of **ACPL_7900** are produced from **+12V** voltage source, which is described in this section later.

As shown in Figure 4-16, the ground GND pin of input side of ACPL_7900 is connected to the V_{IN-} of sample resistor, the voltage at GND is floating. The datasheet of ACPL_7900 recommends that the power supply for the input side of ACPL_7900 can be built by a bootstrap circuit. However, under high frequency excitation the bootstrap circuit in main output circuit will be influenced especially when testing the inverter side current I_{AB} . The high frequency component in current I_{AB} can not be fully captured because of the input power supply of ACPL_7900. Instead, a DC to DC converter **IB1205S** is used for input power supply of **ACPL_7900**. The isolated DC to DC converter IB1205S can transfer +12V to 5V(for VDD1). The GND1 is the ground of microcontroller side and this is also the ground reference of voltage source $\pm 12V$. While the ground reference of VDD1 is the floating GND. The isolated IB1205S converter can achieve the voltage conversion and isolate the GND1 and floating **GND**. Then, supplying stable 5V power supply to **VDD1** of **ACPL_7900**. Another 5V voltage supply for the VDD2 of $ACPL_{7900}$ is produced from +12Vvoltage source by a TL431 voltage regulator and the ground reference to VDD2 is **GND1** which is shown in Figure 4-17.




Figure 4-17: voltage regulator for converting +12V to +5V supplying VDD2.

This +5V which supplies VDD2 voltage source has same GND1 with +12V voltage source, and it is the power of output side of $ACPL_7900$.

The output voltage of TL431 voltage regulator is connected to VDD2 is equal to +5V which can be calculated by equation (86).

$$VDD2 = V_{ref} * \left(1 + \frac{R6}{R7}\right) + I_{ref} * R6$$
 (86)

The V_{ref} and I_{ref} in TL431 is 2495mV and $2\mu A$, the resistor R6 is equal to R7 which is $15K\Omega$. As result, the VDD2 is equal to 5.02V.

In conclusion, whole detector circuit board consists of a main detector circuit including the amplifier ACPL_7900 and LT1361, and its power supply circuit including 1B1205S and TL431 voltage regulator. Figure 4-18 shows the circuit board of the

detector system. The whole detector system is designed to be connected as a solderable single in-line module which can be replaced and maintained easily.




Figure 4-18: Detector module

The final part of this section describes the voltage offset system for transferring the detect signal from detector into the microcontroller. In order to achieve feedback control, the detected signal $V_{detect(I_{grid})}$ and $V_{detect(V_{grid})}$ are needed to be sent into the ADC system in microcontroller. In STM32F407ZGT6 microcontroller, the accepted voltage in ADC system is from $\mathbf{0}V$ to $\mathbf{3}.\mathbf{3}V$. Since the output waveform from detector circuit can go negative, it exceeds the range from $\mathbf{0}V$ to $\mathbf{3}.\mathbf{3}V$. A voltage offset system is used to adding an offset voltage with the detect signal, increasing the voltage level of zero point, ensuring all detect signal from detector are in the range from $\mathbf{0}V$ to $\mathbf{3}.\mathbf{3}V$.

Figure 4-19 shows the voltage offset circuit for the sample voltage $V_{offset(V_{grid})}$, which is the detect signal of V_{grid} .




Figure 4-19: Schematic diagram of the offset voltage circuit for $V_{detect(V_{grid})}$.

The V_{offset} is a fixed voltage equal to 1.5V produced from the microcontroller. There are three LT1361 amplifier used for building the offset voltage. The AMP1 is a voltage flower, the AMP2 act as an inverting adder, and AMP3 is an inverting amplifier. The output voltage from AMP2 and AMP3 can be calculated according to the amplifier equation shown below.

$$V_{out(AMP2)} = -\left(\frac{R12}{R9} * V_{detect(V_{grid})} + \frac{R12}{R10} * V_{offset}\right)$$
 (65)

$$V_{offset(V_{grid})} = V_{out(AMP2)} * \left(-\frac{R14}{R13}\right)$$
 (66)

Since all resistor from R9 to R14 are same, the $V_{out(AMP2)}$ is equal to $-(V_{detect(V_{grid})} + V_{offset})$. The peak voltage of V_{grid} is between $\pm 70V$, after the detector, the peak voltage of $V_{detect(V_{grid})}$ from detector is between $\pm 1.12V$. Finally, the 1.5V offset voltage V_{offset} is added with $V_{detect(V_{grid})}$, the final range of $V_{offset(V_{grid})}$ is between $\pm 2.62V$ and $\pm 0.38V$, which is in the range from 0V to 3.3V. For the current I_{grid} , the peak current of I_{grid} is $\pm 14A$, with the same offset voltage, the range of $V_{offset(I_{grid})}$ is between 2.62V and 0.38V as well. So, it is also in the range of ADC system of the microcontroller.

In conclusion, the final signal received by microcontroller is equal to $V_{detect(V_{grid})} = V_{grid} * 0.016 + 1.5V$, while $V_{detect(I_{grid})} = I_{grid} * 0.08 + 1.5V$. The scaling factors 0.016 and 0.08, and voltage offset 1.5V will be removed during the calculation in the microcontroller.

In summary, this section has described the circuit design of a detector system shown in **Figure 4-18**. The first advantage of this detector is that it contains two own power converters IB1205S and LT431. As result, the detector only needs $\pm 12V$ power supply to power whole detector module. The second advantage is that the output from detector can be easily modified by changing the ratio between R4 and R3 of LT431 amplifier. As result, this detector circuit can be widely used in different circuit for detecting current or voltage.

4.5 MAX913 current zero-crossing detector circuit design

In section 4.4, the detector circuit is introduced, and the detect signal of V_{grid} and I_{grid} is transferred into the microcontroller for PI current controller and PLL control. The current I_{AB} is required for the dead time compensation. Same as the detector used for I_{grid} , the detect signal $V_{detect(I_{AB})}$ is 0.08 times of real current I_{AB} . For the dead time compensation, the most important is the information about the direction of current I_{AB} . In this section, the circuit design for detecting current direction of I_{AB} is introduced.

The zero-crossing detector is designed based on the fast comparator *MAX*913. Figure 4-20 shows the schematic diagram of *MAX*913 zero-crossing detector.




Figure 4-20: Schematic diagram of MAX913 zero-crossing detect circuit.

As shown in Figure 4-20, the input signal of MAX913 is the $V_{detect(I_{AB})}$ which produced from the detector circuit described in section 4.4. The $V_{detect(I_{AB})}$ represents sample current of I_{AB} . The reference voltage V_{ref} is equal to $\mathbf{0}V$ since it is connected to the GND1. The $V_{detect(I_{AB})}$ is compared with reference voltage $\mathbf{0}V$ in MAX913 comparator to produce the output signal V_Q and \overline{V}_Q . Because the $V_{detect(I_{AB})}$ is connected to the inverting input of MAX913, when $V_{detect(I_{AB})}$ is larger than $\mathbf{0}V$, the output V_Q turns to low voltage $(\mathbf{0}V)$, while output \overline{V}_Q turns to high voltage (5V) and vice versa. Terminal LE is the latch enable and when LE is at a high voltage, the output of MAX913 will be latched. When LE is at low voltage, the MAX913 will not be latched.

The signal \overline{V}_Q will be used since the high-level voltage represents the positive direction of I_{AB} , while low-level voltage represents the negative direction of I_{AB} . The current direction signal \overline{V}_0 will be sent into the microcontroller for the dead time compensation. As shown in Figure 4-20, a capacitor C1 is connected between the positive input and output pin of MAX913, which is used to decrease the unwanted fluctuation of output \overline{V}_Q caused by the noise in the input signal of comparator. Normally, a resistor is connected between the positive input pin and output of the comparator to build a Schmitt trigger. It will create a hysteresis window $(\pm V_T)$ around the reference voltage to block the noise influence in the range of $\pm V_T$. But this method will decrease the resolution of zero-crossing detect and it is suitable for the system with low frequency system. As described before in section 2.2, the output current I_{AB} from H-Bridge inverter contains high frequency harmonic signal. So, the signal $V_{detect(I_{AB})}$ contains high frequency harmonic signal as well. During the zero-crossing time, the voltage changes of \overline{V}_{Q} will turns between high- and low-level voltage at high frequency as well. If the Schmitt trigger is used, the data about zero-crossing loss, hence influence the accurate of dead time compensation. As result, a capacitor is added as shown in Figure 4-20 instead of using the resistor. Figure 4-21 shows an example of the input and output signal from comparator after adding a capacitor between the positive input and output.




Figure 4-21: The input and output signal of *MAX*913 comparator with Schmitt trigger capacitor.

Because of the capacitor C1, it will produce a small impulse on the non-inverting pin V_T of comparator during the voltage turns of \overline{V}_Q . As shown in Figure 4-21, when $V_{detect(I_{AB})}$ crosses the $\mathbf{0}V$ from positive to negative, \overline{V}_Q turns from high-level to low-level voltage because of zero-crossing, the C1 produce a positive impulse voltage on positive input of comparator. At the same time, $V_{detect(I_{AB})}$ keep decreasing, while V_T is increased by the impulse. This produces a large voltage difference between $V_{detect(I_{AB})}$ and V_T , hence the small noise voltage from $V_{detect(I_{AB})}$ can not cause the

false trigger and influence the output voltage \overline{V}_Q . Because the C1 is small, the V_T will returns to the OV from the impulse in very short time, hence it will not influence the next comparation between $V_{detect(I_{AB})}$ and V_T .

4.6 H-Bridge protection circuit design

This section introduces the protection circuit in H-Bridge inverter. There are two main protection circuits in this project. The first protection is named as I_{DC} Overcurrent **Detector**. It is used to detect if the current which through the whole H-Bridge is over the max current limit. The max limit current is set according to the peak output current from the H-Bridge which will be described in this section. The second protection circuit is named as **Power Switch Protecting Circuit**. It is used to protect every MOSFET power switch in a H-Bridge inverter. The design of this circuit is according to the maximum pulse drain current ($I_{D(pulse)}$) in a MOSFET power switch. The detail will be described later in this section.

I_{DC} Overcurrent Detector

As shown in Figure 4-22, a 0.01Ω sample resistor $(R_{sample(I_{DC})})$ is connected between the DC supply and H-Bridge. Same to the current detector system described in section 5.2, the output from current detector is $V_{detect(I_{DC})}$ which is equal to $0.08 * I_{DC}$. Then a full wave precision rectifier is used to transfer all negative component in $V_{detect(I_{DC})}$ to positive. The output from rectifier is named as $\hat{V}_{detect(I_{DC})}$.




Figure 4-22: I_{DC} protect circuit block diagram.

After that, the signal $\widehat{V}_{detect(I_{DC})}$ will be compared with a reference constant voltage transferred from $I_{DC(max)}$ which represent the max limit current set in system.

Figure 4-23 (a) shows electrical circuit of MAX913 Schmitt trigger comparator.




Figure 4-23: MAX913 Schmitt trigger comparator. (a) Electrical circuit, (b)Hysteresis Curve of Schmitt trigger.

The reference voltage $\hat{V}_{detect(max)}$ is transferred from the $I_{DC(max)}$ according to calculation equation in the current detector, so $\hat{V}_{detect(max)} = I_{DC(max)} * 0.08$. The $\hat{V}_{detect(max)}$ is produced by a voltage regulator from 5V power supply. In the comparator, if $\hat{V}_{detect(I_{DC})} > \hat{V}_{detect(max)}$, the output from comparator $V_{Q(protect)}$ turns from 0V to 5V. The pin $V_{Q(protect)}$ is connected into the microcontroller. Once the microcontroller reads the voltage change of $V_{Q(protect)}$ from low to high voltage. The microcontroller will shut down the whole system. At the same time, the LE(protect) pin will be given a 3.3V voltage from microcontroller to latch off the comparator. So that, after the protection is triggered, the comparator will not be miss triggered again to turn off the protection. The latch off is turned off after the whole H-Bridge is checked and restarted.

As shown in Figure 4-23, a resistor R2 is connected between positive pin of comparator and output, which creating a Schmitt trigger circuit, and the hysteresis curve is shown in Figure 4-23 (b). The reason for using Schmitt trigger here is to increase the stability of protection system when the output current I_{DC} is very close to the $I_{DC(max)}$, and the protection will not be miss triggered by small fluctuation in I_{DC} . With the Schmitt trigger, the protection is act when $\hat{V}_{detect(I_{DC})} > \hat{V}_{detect(max)} + 0.1V$. In this project, the max current limit $(I_{DC(max)})$ is set as 28A, so $\hat{V}_{detect(max)} = 2.24V$. As result, when $\hat{V}_{detect(I_{DC})} > 2.24V + 0.1V = 2.34V$, the protection is act.

Power Switch Protection Circuit

The aim of this protection system is monitoring the voltage and current between Drain and Source V_{DS} and I_{DS} of MOSFET power switches. To protect the power switches in H-Bridge from over current events the protection circuit is used to limit the maximum current due of short-circuits or broken load. The protection system gives signal to shut down whole system.

Figure 4-24 shows the protection circuit design of switch SA — in H-Bridge inverter. The protection circuit is consisted of the protection diode $D_{protect}$, Zener diode Z_{protec} , resistor $R_{protect}$, transistor $T_{protect}$, capacitor $C_{protect}$ and FODM453 Optocouplers. The design of protection system for other power switches in H-Bridge inverter are all same. Only difference is the +15V voltage source on FODM453 in upper and lower side of power switches, which is explained in this section later.




Figure 4-24: Protection circuit of switch SA -.

The voltage V_{DS} is Drain to Source voltage of power switch. In the power switch IMW65R072M1H, the turn on resistor $R_{DS(on)}$ between Drain and Source is $72m\Omega$. In this project, the peak current allowed to flow through in H-Bridge \hat{I}_{AB} is 14A. The turn on voltage Zener diode is 5.1V. The choose of turn on voltage of this Zener diode is according to the max pulse drain current $(I_{D(pulse)})$.

At first, the operation of protection system under normal working conditions will be described. When the SA — is turned off, the gate control voltage $V_{OUT(SRC)}$ is 0, hence the voltage V_Z is also 0. The Zener diode $Z_{protect}$ is turned off, no current flows through into the Base of transistor $T_{protect}$, and it is turned off. As result, the FODM453 is turned off, the output signal $V_{protect(SA-)}$ from the FODM453 is equal to SA. After the SA — is turned on, the SA is equal to SA which is equal to SA. On the

other hand, the $V_{OUT(SRC)}$ is equal to 15V. Because the $V_{OUT(SRC)}$ is higher than the V_{DS} , the diode $D_{protect}$ is turned on, then it clamps the V_Z to 2.3V which is equal to $V_{DS} + V_F$, V_F is 1.3V is the forward voltage drop of $D_{protect}$. Because the V_Z is lower than turn on voltage of $Z_{protect}$, $Z_{protect}$ still turns off, $I_{BE} = 0$, hence the current I_1 which through $R_{protect}$ is equal to the current I_2 which through the $D_{protect}$, equal to $\frac{15V-2.3V}{10K} = 1.27mA$. This current is too small compared to I_{AB} , it can be ignored. Because $I_{BE}=\mathbf{0}$, $T_{protect}$ turns off, hence optocouplers turns off, the output $V_{protect(SA-)}$ is still at 5V, it means the H-Bridge is working under normal condition. The voltage V_Z is related to the V_{DS} of power switches, and the turn on voltage of **Z**_{protect}. Now, assuming the current flows through H-Bridge becomes much higher than the peak limit current in H-Bridge because of wrong operation of **PWM** or a fault with the load during the time switch when SA – is on. With the increase of current through SA -, V_{DS} increase as well, hence V_Z increases with V_{DS} because of clamp diode $D_{protect}$. Consider the Base to Emitter voltage 0.7V of $T_{protect}$, when V_Z is higher than 5.8V (5.1 + 0.7), $Z_{protect}$ is turned on. Now, current can flow through the Zener diode to Base of transistor $I_{BE} \neq 0$, since V_Z is clamped at 5.8V which is lower than V_{DS} , $D_{protect}$ turns off, hence $I_2=0$, $I_1=I_{BE}=\frac{15-5.8}{10K}=0.92mA$. The current gain of transistor is 80, so the Collector and Emitter current I_{CE} is equal to 80 * 0.92mA = 73.6mA. According to datasheet of FODM453, the turn on current of FODM453 is **16mA**. So, optocoupler is turned on, the protect signal $V_{protect(SA-)}$ turns to 0, which means the current flows through H-Bridge is over the limit max current, and then whole system is shut down.

In conclusion, when V_Z is higher than 5.8V, the protection system starts to work. At this time, V_{DS} is equal to 4.5V, so the max limit current $I_{AB(max)}$ is 62.5A. When turn on voltage of $Z_{protect}$ is 5.1V, the maximum limited current available through H-Bridge is 62.5A. Equation (87) shows the calculation of V_Z according to the maximum current $I_{AB(max)}$.

$$V_Z = 1.4 + V_{DS(max)} = 1.4 + R_{DS(on)} * I_{AB(max)}$$
 (87)

By checking datasheet of IMW65R072M1H MOSFET, the maximum pulsed drain current $(I_{D(Pulse)})$ is **69A**, the set of $I_{AB(max)}$ should be lower than the $I_{D(Pulse)}$.

The set of turn on voltage of $Z_{protect}$ is related to the $R_{DS(on)}$ and $I_{D(Pulse)}$ in a MOSFET power switch. With different model of MOSFET used in H-Bridge, the suitable Zener diode should be chosen.

In addition, the value of resistor $R_{protect}$ relates to the current I_1 , I_B and I_{CE} . In order to ensure the optocoupler can turn on when the current flows through H-Bridge over the limitation, the I_{CE} should be larger than 16mA, which $I_{CE} = 80 * \frac{V_{OUT(SRC)} - V_Z}{R_{protect}}$. Then the resistor $R_{protect}$ can be calculated.

Capacitor $C_{protect}$ is used to provide filtering to avoid false trigger of protection system during the switch turn on /off transitions. In case of the circuit about SA — in Figure 4-24, after $\overline{PWM1}$ turns to high, the voltage $V_{OUT(SRC)}$ turns to 15V for turn on the SA — switches. But in actual circuit, MOSFET switch has a certain turn on time. During this time, SA — still off, hence V_{DS} is equal to V_{DC} , while $V_{OUT(SRC)}$ has already changed to 15V. If there is no $C_{protect}$, V_{Z} turns to 15V immediately with voltage change of $V_{OUT(SRC)}$. Because V_{Z} is lower than V_{DS} since the MOSFET switch is still

off, $D_{protect}$ turns off. Since V_Z is higher than the turn on voltage of $Z_{protect}$, $Z_{protect}$ is turned on so as the FODM453 optocoupler, $V_{protect(SA-)}$ turns to 0V. As result, because of the turn on time of power switches, the protection system is triggered accidentally. In order to avoid the accidental trigger of protection system, $C_{protect}$ is required. $C_{protect}$ & $R_{protect}$ form a RC integral circuit, which slow the voltage change of V_Z during the turn on delay time of power switch. In MOSFET IMW65R072M1H, the turn on delay time is 18.2ns, it is necessary to ensure that the V_Z does not reach to the turn on voltage of protection system (5.8V) during turn on delay time (18.2ns). The charge equation of capacitor $C_{protect}$ is,

$$V_Z = V_{OUT(SRC)} * \left(1 - e^{-\frac{t}{R_{protect} * C_{protect}}}\right)$$
 (88)

Assuming V_Z reaches to 5.8V when t = 18.2ns, $R_{protect} = 10k\Omega$. As result, the $C_{protect}$ should larger than 3.7pF for ensure the V_Z does not reach to 5.8V in 18.2ns. In this research, $C_{protect} = 1nF$, when t = 18.2ns, V_Z reaches to 27mV which is lower than the turn on voltage of $Z_{protect}$. After power switch SA – turns on, V_Z is clamped by $D_{protect}$, and then the protection system will work as described in this section.

On the other hand, $C_{protect}$ can avoid the false trigger caused by the junction capacitor of diode $D_{protect}$. The junction capacitor is related to the recovery time of diode, when the voltage on the diode is changed from forward to reverse voltage, diode need a certain time to start to block the reverse current. In case of the $D_{protect}$ shown in Figure 4-24, under normal condition, the $D_{protect}$ is turned on to clamp the V_Z when SA –

turns on. After the SA – is turned off, $V_{OUT(SRC)}$ is also at OV, $D_{protect}$ turns off as well. But the voltage on junction capacitor of $D_{protect}$ can not change immediately, and V_{DS} is equal to V_{DC} , hence the voltage V_Z changes to $V_{DC} + V_F$ immediately once the **SA** – turns off. Although the time for this ripple voltage is very short, it may cause the false trigger of protection system, even the high voltage will damage the H-Bridge driver and protection circuit. The $C_{protect}$ here is used to suppress the voltage change caused by the junction capacitor of $D_{protect}$. The junction capacitance of diode is only **15**pF which is much lower than the capacitance of $C_{protect}$ (1nF). The energy in junction capacitor will be absorb by $C_{protect}$ in very short time. After adding $C_{protect}$, the voltage at V_Z is equal to the voltage on $C_{protect}$. During SA — turns on, the peak $\pmb{V_Z}$ is equal to $\pmb{2.3V}$. At the time \pmb{SA} – turns off, the voltage at $\pmb{V_Z}$ can not change immediately because of $C_{protect}$. As result, the V_Z will not increase to voltage V_{DC} + V_F instantly. Instead, the V_Z will increase slowly from 2.3V to $V_{DC}+V_F$. But the recovery time of $D_{protect}$ is very fast (150ns), V_z will only increase a little before $D_{protect}$ start to block. During the SA – is off, the energy stored in the $C_{protect}$ will be released through the resistor $R_{protect}$, R3, R4 and MOSFET switch S2 – in the 1EDBx275F IC, hence V_Z decrease to 0 shortly.

In conclusion, the protection system monitors the voltage V_{DS} of MOSFET power switch in H-Bridge inverter, and then producing protecting signal $V_{protect}$ into microcontroller. The protection system of switch SA — is described in this section as an example. The design of the protection systems for the other three switches are the same. The only difference between protection systems of upper and lower side power switches

is the input side power source of FODM453 optocoupler. As shown in **Figure 4-24**, the Anode pin of FODM453 is connected to +15V power source. This connection is only for the two lower side power switches. As described before in section 4.1, the reason for using bootstrap circuit in H-Bridge drive circuit is that the power source of upper side power switches is connected to a floating point. Same reason for the input power of FODM453 of protection system of upper side power switches. When FODM453 is turned on, the Cathode pin is connected to the Source of power switch. As result, the Anode pin is connected to the V_{DDO} which is supplied from the bootstrap capacitor which shown in **Figure 4-25**.




Figure 4-25: Protection system for leg A power switches in H-Bridge inverter.

There are four protect signals from protection system which are $V_{protect(SA+)}$, $V_{protect(SB+)}$, $V_{protect(SB-)}$. When all signals are at high voltage (5V), it means H-Bridge circuit are working under normal condition. When any $V_{protect}$ signal

changes from 5V to 0V, it means the current through that power switches have exceded the limit current ($I_{AB(max)}$), protection system is triggered. Figure 4-26 shows the continue design of protection system about the latch off.




Figure 4-26: Latch off circuit in protection system.

The PWM signal PWM1 and $\overline{PWM1}$ from microcontroller is connected to two AND gates as shown in Figure 4-26. When $V_{shut} = 0$, the output of AND2 and AND3 are always equal to 0V, which shut down PWM control. When $V_{shut} = 5V$, AND2 and AND3 are connected, the PWM signal can be sent out.

When system is working under normal condition, all protection signals $V_{protect}$ keep at 5V. As shown in Figure 4-26, since the point V_1 is pulled up to +5V with resistor R15, V_1 is also equal to 5V, the diode D1 to D4 are turned off. Because the voltage V_1 is 5V, AND1 is turned on, V_{shut} is equal to 5V, PWM signal is working. When H-Bridge system encounters an overcurrent event and the protection system is activated, one of protection signal changes from 5V to 6V. The corresponded diode (D1 to 6V0 turns on which clamp the 6V1 to 6V2. As result, 6V3 result, 6V4 turns off, 6V5 and

PWM signal is cut off. Once $V_{shut} = 0V$, V_1 is clamped to 0.7V by diode D5. At this point, even all $V_{protect}$ signal turns back to 5V, V_{shut} is still equal to 0V which cut off **PWM** signal. The diode D5 here act as a latch off.

The latch off act by diode D5 here is unlocked by pressing the Restart Button shown in Figure 4-26. After pressing the button, V_1 turns to 5V, and then turns on AND1 gate, hence V_{shut} is turned to 5V again. Finally, the output of PWM signal can be unlocked. In addition, all protection signals $V_{protect}$ and V_{shut} will be monitored by the microcontroller. Four red LEDs represent four $V_{protect}$ signals. Once the protection of power switch is triggered, the representative red LED will light, and microcontroller shut down the PWM and all power system. After restart, the microcontroller monitors the voltage on V_{shut} , after V_{shut} is changed from 0V to 5V, the microcontroller can start to produce PWM signal.

In conclusion, two protection systems work together to protect H-Bridge system. In the I_{DC} Overcurrent Detector, if current I_{DC} excess the $I_{DC(max)}$ (28A), the protection is acted and then shut H-Bridge system. In the power switch protection system, the protection will be triggered if I_{AB} over the $I_{AB(max)}$ (62.5A). If only the I_{DC} Overcurrent Detector protection is activated, it means that the total current I_{DC} exceeds the set max current ($I_{DC(max)} = 28A$), the whole system will be shut down. If the power switch protection is triggered, it means the total current flows through the H-Bridge inverter has over 62.5V which may damage MOSFET in H-Bridge inverter. After the

system is shut down, according to the light LED on the board, the represents power switch should be checked if it is damaged.

4.7 Chapter Conclusion

This chapter demonstrates all electrical circuit design for experimental platform of gridconnected H-Bridge power inverter. Section 4.1 presents the design of *LCL* filter. The **LCL** filter is designed to filter high harmonic component in output voltage and current from H-Bridge inverter. In addition, a suitable design of LCL filter should contain enough energy to maintains current direction and voltage level during dead time. Section 4.2 describes the calculations of **PI** parameter in **PLL** and **PI** current controller. Suitable **PI** parameter can ensure responses speed and stability of close-loop system. Section 4.3 in this chapter presents the gate drive circuit of power switches in H-Bridge inverter. Section 4.4 presents the whole voltage and current sampling system. This section presents an improvement detector circuit design based on ACPL_7900 modules. The improvement includes reconstruction of input power supply of ACPL 7900 for providing accurate and stable reading of high switching current component. The detector module is used for current and voltage detector in system. Instead of using multiple different voltage level power supply described in datasheet of $ACPL_{7900}$, the improved detector circuit only requires $\pm 12V$ power supply and it is available to be used in different kind of circuit for detecting current or voltage. Section 4.5 shows the current polarity detector system flowed with the current detector to provide accurate current direction information for DTC operation. Finally, in section

4.6, the protection system of whole H-Bridge platform is described. In addition, with power switches protection system, every power switches in a H-Bridge inverter can be monitored and protected.

This chapter presents the design of hardware platform used in dead time compensation in grid connected H-Bridge inverter experiment. Next chapter presents the microcontroller system design. Describing dead time compensation operation with *PLL* and *PI* current controller operation in *PWM* system.

Chapter 5

Microcontroller System Design

The previous chapter described the development of hardware platform used to validate the proposed dead time compensation system. This chapter describes the software-based control system based on a *STM32* microcontroller.

ARM and DSP are two main important cores in microcontroller system. ARM core is a powerful control unit which cooperating with different peripherals to achieve various of functions.

ARM based microcontroller is widely used in many areas such as embedded system, server, CPU and mobile device etc.

Digital Signal Processor (DSP) is specialized designed to optimize the operation of digital signal processing. DSP contains high operating frequency (can be higher than 2000MHz) and high calculation speed especially for mathematics and floating-point calculation. As result, DSP is widely used in audio signal processing, telecommunication and digital image processing etc.

Now, most of microcontrollers is designed based on ARM cores because of its powerful control unit. In addition, company such as *ST* and *TI* starts to build ARM based microcontroller with DSP function, which provides flexible control and high calculation speed at same time. The *STM32F407* serious microcontroller contains high operation frequency, DSP instruction and various of peripherals (especially are

multiple *ADC* peripherals and *PWM* system). In addition, *STM32* microcontroller software library is abundant, which can make control and calculation easier and faster. The microcontroller *STM32F407ZGT6* is used in this project and more detail is introduced later in this section.

In the first section in this chapter, *PWM* generator system in microcontroller *STM32F407ZGT6* will be described. *PWM* system is the basic system in this project, dead time compensation, *PI* and *PLL* control is all based on *PWM* system.

In the second section, the method of achieving dead time compensation in microcontroller will be introduced and described. In section 4.5, the zero-crossing detector circuit has been described, this section describes the process of using output signal from zero-crossing detector to control dead time compensation.

In the third section, the method of achieving *PLL* in microcontroller will be introduced.

Also including the introduction of *ADC* system in microcontroller.

In the fourth section, the **PI** current controllers in microcontroller is described.

The STM32F407ZGT6 microcontroller

The *STM32* series microcontroller is widely used in many areas such as electrical control, signal processing, motor control and medical equipment etc. It contains varies of peripherals such as GPIO, UART, SPI, I2C, DCA and ADC etc. The varieties of peripherals can be easily integrated with different sensors and communication interface, which increase the adaptation rate of *STM32* microcontroller used in industrial range. With many years of development on its Arm Cortex CPU, the *STM32* microcontroller

and its embedded system are faster and more powerful. In addition, considering its low prices, *STM*32 microcontroller becomes one of the most widely adopted microcontrollers in the world. In addition, the DSP instruction and FPU function can increase calculation speed for *PI* calculation in complex control systems. In this application, the *STM*32*F*407*ZGT*6 microcontroller is chosen because its high operation frequency, which can reach to 168*MHz*, provides sufficient data throughput rate for the DTC and grid control system.

5.1 The *PWM* system in microcontroller *STM*32*F*407*ZGT*6

This section introduces *PWM* system in microcontroller *STM*32*F*407*ZGT*6.

PWM signal can be produced by using a comparator such as **MAX913** to compare the signals from two signal generators. Also, there are varies of **PWM** generator ICs such as SG3525A can be chosen to produce **PWM** signal. The main idea of producing **PWM** signal is comparing a fundamental frequency modulation signal with a high switching frequency carrier signal. In hardware design of **PWM** generator, the sine modulation signal and triangle carrier signal can be produced easily by signal generation. Their voltage normally changes between positive and negative peak value with **OV** offset voltage. The goal of generating **PWM** signal in **STM32** microcontroller is same, but the way for creating the modulation $V_{sin}(t)$ signal, carrier $V_{tri}(t)$, and output **PWM** signals are different.

In STM32 microcontroller, the Timer peripheral is used by PWM system. Figure 5-1 shows how the Timer system is used to achieve the PWM system in microcontroller. The upper waveform shows timer counter, CNT, which is a staircase counting up and then down and so is equivalent to $V_{tri}(t)$. The lower waveform shows the PWM output from PWM1.




Figure 5-1: The Timer system and output PWM1 signal.

There are three important factors in the *PWM* system of microcontroller which are the value of *ARR*, *CNT* and *CCR*. The *CNT* is the counter number which start to count from 0 to *ARR*, and then count down from *ARR* to 0. The time for each step of *CNT* is related to the Timer peripheral in the microcontroller. In the *STM32F407ZGT6* microcontroller, the crystal oscillator frequency is **168MHz**, therefore every Timer

increment corresponds to **5.95**ns time step. Hence every count of CNT (0 to 1, 1 to 2, 2 to 3...) takes **5.95**ns. As shown in Figure 5-1, the whole counting progress of CNT creates carrier signal $V_{tri}(t)$ in microcontroller. The value of ARR is decided by PWM switching frequency of $V_{tri}(t)$. In this project, the switching frequency is 20kHz, the time for half cycle of $V_{tri}(t)$ is $25\mu s$, hence the time for CNT reach from 0 to ARR is also $25\mu s$. So, the ARR is equal to $\frac{25\mu s}{5.95ns} = 4200$. In microcontroller, the peak value of $V_{tri}(t)$ is fixed and only dependent on the switching frequency.

The value of *CCR* decides the duty cycle of output *PWM* signal. When *CNT* is higher than CCR, PWM1 produces a low-level voltage. When CNT is lower than CCR, **PWM1** produces a high-level voltage. If the value of **CCR** is kept constant, the duty cycle is kept constant as well. The time for updating CCR value is important in PWM system in microcontroller. For example, CNT increases from 0 to ARR, and it is just over the CCR[1] (the value of CCR[1] is diagrammatically shown in Figure 5-1), **PWM1** produces low-level voltage. Now, if **CCR** value is directly changed to a higher value *CCR*[2], and it is higher than *CNT*, *PWM*1 turns to high-level voltage instantly. As result, **PWM1** turns between high-level and low-level voltage multiple times in a half cycle of $V_{tri}(t)$, hence the power switches turn on or off multiple times in a half cycle as well. This kind of situation should be avoided in the control of H-Bridge inverter to avoid spurious switching events. A latch system is used to avoid this situation to ensure that PWM output signal only change once per each half cycle of $V_{tri}(t)$. In the STM32F407 microcontroller, this latch function is performed by the shadow register.

The **NVIC**(Nested Vectored Interrupt Controller) is an interrupt system that the program jumps out from main program loop temporarily to execute critical functions within the interrupt system, and then return back to the main program loop to continue progress. The interrupt system can be triggered in many ways in microcontroller. In the **PWM** system, the interrupt is triggered by every time **CNT** reaches **CCR** value. For example, assuming that the first CCR value is CCR[1], and CNT start from 0. When **CNT** over the **CCR**[1], **PWM1** produces low-level voltage. Now, an interrupt system is trigger since CNT reached the value of CCR[1], and then program jumps into the interrupt system. In the interrupt system, the next CCR value CCR[2] is saved into the shadow register ready for updating while the latest CCR value remains CCR[1]. After CNT reach to the ARR, the CCR value is updated to CCR[2] held in the shadow register automatically. When CNT decreases from ARR and lower than the CCR[2], **PWM1** produces high-level voltage. At same time, the next value **CCR**[3] is saved into shadow register in the interrupt system, but the latest CCR value is still CCR[2]. Until CNT decreases to 0, the CCR value is updated to CCR[3] automatically. After that, a new cycle of $V_{tri}(t)$ starts again. Because of shadow register, it can be ensured that value of **PWM1** only changes once in every half cycle of $V_{tri}(t)$. And the next **CCR** value will be given when every time **CNT** is equal to present **CCR** value. As result, the key for producing a $V_{sin}(t)$ modulation signal in microcontroller is to use appropriate values of *CCR*.

As described in section 2.2.2, the duty cycle in PWM system is $D = m_i = \frac{V_{sin}(t)}{V_{tri}}$ where m_i is modulation index and $V_{sin}(t)$ is modulation signal. The on-duration time $T_{ON} = T_{pwm} * m_i$. Because the frequency $f_{pwm} = \frac{1}{T_{pwm}}$ is much higher than the grid sine wave frequency f_{sin} , in a PWM cycle of duration of T_{pwm} , two CCR values can be treated as same. The relationship between T_{ON} with CCR and ARR is,

$$T_{ON} = T_{pwm} * \left(\frac{CCR}{ARR}\right) \tag{89}$$

The $D = \frac{T_{ON}}{T_{pwm}}$. As result, the transfer equation of CCR is,

$$CCR = \frac{1}{2}ARR * \left(1 + \frac{V_{sin}(t)}{\hat{V}_{tri}}\right)$$
 (90)

Given that $f_{pwm} = 20kHz$, $f_{sin} = f_{grid} = 50Hz$, then $\frac{20kHz}{50Hz} = 400$. There are 400 T_{pwm} intervals in a V_{sin} period, and the PWM updates on both up and down count, so that there are two CCR values in a V_{tri} period and totally 800 = 400 * 2 CCR in a V_{sin} period.

Rather than calculate the sinewave values in real-time, a look-up table (LUT) is used to speed the calculations. 800 *CCR* values were calculated and stored during a program initialisation. It should be notes that many years ago only quarter cycle would have been stored in LUT, but the increase availability of onboard memory does not impose such restrictions today.

As described in this section, the two CCR values in one T_{pwm} is treated as same because the f_{pwm} is much higher than f_{sin} . As result, another operation is that 400 CCR values are saved in a LUT, and each CCR is used twice in each T_{pwm} .

Figure 5-2 (a) shows a V_{sin} period and the CNT triangular wave, and Figure 5-2 (b) shows the first and last three T_{pwm} periods in a single V_{sin} period.




Figure 5-2: (a) $VSIN[D_P]$ and CNT in a V_{sin} period, (b) The CCR value in the first and last 3 T_{pwm} periods.

The calculated CCR values during the program initialisation are saved in an array $VSIN[D_P]$, the D_P is the index number of the array. Since a V_{sin} period is divided into $400 \ T_{PWM}$, the D_P is the driver point index of array which increases from 0 to 399 in every V_{sin} period.

Referring to Figure 5-2 (b), the first V_{sin} period starts at t=0, because of the 400 T_{pwm} periods in a V_{sin} period, the V_{sin} period will end at $t=400*T_{pwm}=T_{sin}$ (where $T_{sin}=\frac{1}{f_{sin}}$). The second V_{sin} period then starts at $t=T_{sin}$. On the other hand,

the index $D_P = 0$ at the start of the V_{sin} period, and it is increased by 1 every T_{pwm} from 0 to 399 in a V_{sin} period. Then D_P is then reset to 0 at the start of a new V_{sin} period. Referring to Figure 5-2 (b), the CCR value in VSIN[0] is the modulation value used in either side in this T_{pwm} period, similar to the modulation value in VSIN[1] to VSIN[399].

As described previously in the description of the CCR value updates in interrupt system, the next CCR value will be updated in the present interrupt system. As shown in Figure 5-2, new V_{sin} period starts at t = 0 or T_{sin} and $D_P = 0$, CNT counts down and reaches to the CCR = VSIN[0], interrupt system is triggered and the next CCR value is still VSIN[0], so D_P remains unchanged. After CNT has counted down to 0, then CNT starts to count up, and eventually reaches VSIN[0] again, the interrupt system is triggered again. The next CCR value should be updated to the VSIN[1], so the driver point index D_P is updated $(D_P + 1)$ to take right value in VSIN LUT.

Figure 5-3 shows the flowchart of *CCR* update in the interrupt system.




Figure 5-3: The flowchart of CCR value update.

5.2 Design and implementation of Dead Time Compensation

The proposed deadtime compensation (DTC) and phase lag compensation (PLC) methods has been described in section 3.3. The concept is to add a deadtime compensation value V_{DTC} and a phase lag compensation value V_{PLC} into the $V_{sin}(t)$ to create a new modulation signal. In this section, the design and implementation of the proposed compensation system responsible for updating the CCR value in microcontroller is described.

Firstly, reviewing the Dead Time Compensation through the block diagram in **Figure** 5-4.




Figure 5-4: Block diagram of PWM system with DTC and PLC

The final modulation signal is $V_{sin}(t) + V_{DTC} + V_{PLC}$. The transfer of $V_{sin}(t)$ into CCR has been described. The value of V_{DTC} and V_{PLC} used in microcontroller are named $V_{DTC(CCR)}$ and $V_{PLC(CCR)}$ to avoid confusion with the voltage-based signals described previously. The voltage based deadtime compensation voltage signal is V_{DTC} given by equation (36) in section 3.3.1.

$$V_{DTC} = \frac{1}{2} V_e * sgn(I_{AB}) = 2 * f_{pwm} * T_d * \hat{V}_{tri} * sgn(I_{AB})$$
 (36)

The signal $sgn(I_{AB}) = 1$ when $I_{AB} > 0$, while $sgn(I_{AB}) = -1$ when $I_{AB} < 0$. Since the value of \hat{V}_{tri} in voltage based signal is 1, while the \hat{V}_{tri} in microcontroller is equal to $\frac{1}{2}ARR = 2100$ since CNT signal extends from 0 to 4200 and has to represent $\pm \hat{V}_{tri}$. The deadtime compensation value used in CCR mode in microcontroller is $V_{DTC(CCR)}$ which is equal to,

$$V_{DTC(CCR)} = 2100 * V_{DTC} = 2100 * \frac{1}{2} V_e * sgn(I_{AB})$$
 (91)

On the other hand, the V_{PLC} is the voltage-based phase lag compensation value can be calculated according to the equation (37) in section 3.3.2.

$$V_{PLC} = 4 * f_{nwm} * T_{delay} * \widehat{V}_{tri}$$
(37)

Same to the relation between the V_{DTC} and $V_{DTC(CCR)}$, the CCR value of phase lag compensation is $V_{PLC(CCR)}$ which is equal to $2100 * V_{PLC}$. Since the T_{delay} is equal to $\frac{1}{2}T_d$ (half the dead time), $V_{PLC(CCR)}$ is,

$$V_{PLC(CCR)} = 2100 * V_{PLC} = 2100 * \frac{1}{2} V_e$$
 (92)

Now, focusing on how to add the $V_{DTC(CCR)}$ in microcontroller. According to the current polarity information from the MAX913 current zero-crossing detector circuit, $V_{DTC(CCR)}$ is calculated and saved in an array named $VDTC[D_{P(DTC)}]$, the $D_{P(DTC)}$ is the drive point index of VDTC array which increases from $\mathbf{0}$ to $\mathbf{799}$ in a V_{sin} period. With the DTC system, the voltage-based modulation signal is equal to $V_{sin}(t) + V_{DTC}$, while in the microcontroller, the CCR value with DTC is equal to $VSIN[D_P] + VDTC[D_{P(DTC)}]$. The LUT in $VSIN[D_P]$ is fixed. The $V_{DTC(CCR)}$ value calculated in the present V_{sin} period will be saved in the $VDTC[D_{P(DTC)}]$ and then they will be used at the next V_{sin} period.

Figure 5-5 shows the new modulation value in the first and last 3 T_{pwm} periods in a V_{sin} period.




Figure 5-5: The CCR value with DTC system in the first and last 3 T_{pwm} periods in a V_{sin} period.

The operation of the $VSIN[D_P]$ LUT has been described previously. Referring to Figure 5-5, the index D_P increases every PWM cycle, while the index $D_{P(DTC)}$ increments every half PWM cycle from 0 (at t=0) to 799 (at $t=T_{sin}$) in a V_{sin} period. The DTC system requires the current signal polarity information to update the $V_{DTC(CCR)}$ value, and during the current zero-crossing, it is possible that current polarity changes in a single T_{pwm} period. In order to take full information of current polarity, two $V_{DTC(CCR)}$ calculations in a single T_{pwm} are required. As result, $D_{P(DTC)} + 1$ in every half T_{pwm} .

Referring to Figure 5-5, in the first V_{sin} period, all $V_{DTC(CCR)}$ value in $VDTC[D_{P(DTC)}]$ are 0. The V_{sin} period starts at t = 0, CNT counts down to VSIN[0], which trigger the interrupt program. During this interrupt program, the next *CCR* should be equal to VSIN[0] + VDTC[1] as shown in Figure 5-5. Because all $V_{DTC(CCR)}$ in the first V_{sin} period is $\mathbf{0}$, the next CCR is equal to $VSIN[\mathbf{0}]$. After updating next CCR, the $V_{DTC(CCR)}$ will be calculated and saved in the **VDTC**[0]. Then this interrupt program is finished. The next interrupt program is triggered when **CNT** counts up to the **VSIN[0]** again. Then $D_P + 1$, and $D_{P(DTC)} + 1$, the next CCR is equal to VSIN[1] + VDTC[2] =VSIN[1] + 0. Then, another $V_{DTC(CCR)}$ will be calculated and saved in the VDTC[1]. When the $D_{P(DTC)}$ increases to 799 at the final T_{pwm} of the first V_{sin} period, all $V_{DTC(CCR)}$ values are saved in the $VDTC[D_{P(DTC)}]$ array. The next V_{sin} period starts at $t = T_{sin}$, at this moment, the D_P and $D_{P(DTC)}$ turns back to 0. The CNT counts down to the VSIN[0] + VDTC[0] and the interrupt program is triggered. In this interrupt program, the next CCR is updated firstly which is equal to VSIN[0] + VDTC[1]. Then, the $V_{DTC(CCR)}$ saved from last V_{sin} period in the VDTC[0] is updated to a new $V_{DTC(CCR)}$ value. After CNT counts up and reaches to VSIN[0] + VDTC[1], another interrupt program is triggered. In this interrupt program, the next **CCR** is updated firstly which is equal to VSIN[1] + VDTC[2]. Then, the old $V_{DTC(CCR)}$ in VDTC[1] is updated to a new one calculated from present V_{sin} period. Similar to the rest value in the $VDTC[D_{P(DTC)}]$ in this V_{sin} period. In conclusion of the DTC system in microcontroller, the $V_{DTC(CCR)}$ value is calculated and updated in VDTC array in every V_{sin} period and then they will be used to update CCR at next V_{sin} period.

In the PLC system, the value of V_{PLC} is only related to the carrier signal V_{tri} . The $V_{PLC} = +\frac{1}{2}V_e$ during the half period of T_{pwm} when V_{tri} is decreasing from $+\hat{V}_{tri}$ to $-\hat{V}_{tri}$. On the other hand, the $V_{PLC}=-\frac{1}{2}V_e$ during another half period of T_{pwm} when V_{tri} is increasing from $-\widehat{V}_{tri}$ to $+\widehat{V}_{tri}$. In microcontroller system, the count up of CNTrepresents the time period of V_{tri} changing from $-\hat{V}_{tri}$ to $+\hat{V}_{tri}$. While the count down of *CNT* represents the time period of V_{tri} changing from $+\hat{V}_{tri}$ to $-\hat{V}_{tri}$. According to equation (92) shown in this section, the $V_{PLC(CCR)} = +2100 * \frac{1}{2} V_e$ when CNTcounts down, while $V_{PLC(CCR)} = -2100 * \frac{1}{2} V_e$ when CNT counts up. After adding PLC system into PWM system, the $CCR = VSIN[D_P] + VDTC[D_{P(DTC)}] +$ $V_{PLC(CCR)}$. If the interrupt program is acted when CNT count down, the next value of $V_{PLC(CCR)}$ should be equal to $-2100 * \frac{1}{2}V_e$, so the next CCR is equal to $VSIN[D_P] +$ $VDTC[D_{P(DTC)}] - 2100 * \frac{1}{2}V_e$. On the other hand, if the interrupt program is triggered when CNT count up, the next value of $V_{PLC(CCR)}$ should be equal to $+2100 * \frac{1}{2}V_e$, and the next CCR is equal to $VSIN[D_P] + VDTC[D_{P(DTC)}] + 2100 * \frac{1}{2}V_e$.

Figure 5-6 shows the flowchart of whole *PWM* system contains the *DTC* and *PLC* system.




Figure 5-6: Flowchart for *PWM* update interrupt featuring Dead Time

Compensation

As shown in **Figure 5-6**, the whole **PWM** system in microcontroller is consisted of two parts, the first part is updating next CCR with DTC and PLC, the second part is saving the DTC value for next V_{sin} period. It should be noticed that the new DTC value is

saved in the point of array $VDTC[D_{P(DTC)} - 1]$. So, when $D_{P(DTC)} = 0$, the DTC value should be saved in the last block in array which is VDTC[799].

In addition, it is clear to see that the VSIN LUT has no change, DTC and PLC is achieved by the value of $V_{DTC(CCR)}$ in VDTC LUT and $V_{PLC(CCR)}$.

5.3 ADC Sampling in microcontroller

The built-in *ADC* of *STM32F407* microcontroller is used to sample analogue values of the currents and voltages for the *PI* current controllers and *PLL*. In this section, the transformation of analogue voltage and current signals via the *ADC* to controller signals will be explained.

In the previous two sections of this chapter, the PWM and dead time compensation system are introduced under the open-loop circuit condition. As result, all CCR values in the VSIN LUT are fixed. After adding PLL and PI current controller, the system is changed to close-loop system. After the PWM system is started with the initial VSIN LUT, the CCR value in VSIN LUT will be updated according to the feedback from output grid current I_{grid} and V_{grid} . The calculation of PLL, PI current controller and new VSIN LUT creation is all achieved in the Main program in the microcontroller. Figure 5-7 shows an example of the first and last $3T_{pwm}$ period with ADC sample

system.




Figure 5-7: The first and last 3 T_{pwm} in a V_{sin} period with ADC sample.

The microcontroller reads the ADC sampling every $T_{sample} = T_{pwm}.STM32F407$ microcontroller contains multiple ADC systems. Two separated ADC systems are used to take the value of sample current I_{grid} and sample voltage V_{grid} .

Two separated ADC systems are acted at same time to detect the current and voltage simultaneously, and they are triggered every T_{sample} by a fixed timer in the microcontroller.

Then, the sample current of I_{grid} and sample voltage V_{grid} will be saved into array $I_{adc}[n_s]$ and $V_{adc}[n_s]$ separately, the n_s is the index number of array and also represents the number of sample. Referring to Figure 5-7, every ADC sample is captured at the middle point of T_{pwm} . Because a single CCR value saved in the VSIN LUT is used in a whole T_{pwm} , the ADC sample is set at the middle point of T_{pwm} for calculating a respectively average modulation value in this T_{pwm} .

Then the sampling value in $I_{adc}[n_s]$ and $V_{adc}[n_s]$ will be rescaled to represent the true analogue values as described before in section 4.4. The acceptable voltage range of ADC system is between 0 to 3.3V and this is converted into a 12-bit value giving the range from 0 to 4095. Consider the 12-bits system of ADC sampling, the equation for current and grid calculation in microcontroller are shown below.

$$V_{grid} = (V_{adc}[n_s] - 1861) * \frac{3.3}{4095} * \frac{1}{0.016} = (V_{adc}[n_s] - 1861) * 0.05$$
 (93)

$$I_{grid} = (I_{adc}[n_s] - 1861) * \frac{3.3}{4095} * \frac{1}{0.08} = (I_{adc}[n_s] - 1861) * 0.01$$
 (94)

Then, the calculated voltage and current is saved in the array $V_{grid(\alpha)}[n_s]$ and $I_{grid(\alpha)}[n_s]$ since the α axis value is directly equal to the value from output of H-Bridge inverter.

The arrays are used because they are required in the α to β transformation, and then the $\alpha\beta$ to dq transformation. The value in $V_{grid(\alpha)}[n_s]$ and $I_{grid(\alpha)}[n_s]$ is used in PLL and PI current controller to produce a dynamically change $V_{sin}(t)$, which is used to create new values in VSIN LUT to replace old values. And this VSIN LUT is kept updated through the PLL and current control calculation. The detail of operation of PLL, PI current controller and PWM system in close-loop system is described in later section in this chapter. Figure 5-8 shows the basic flow chart of the close-loop system.




Figure 5-8: Basic close-loop system for calculating VSIN LUT.

As shown in Figure 5-8, in a loop, the index n_s is increased from 0 to 399 for filling the new VSIN LUT array. The value stored in the new VSIN LUT is calculated through the PLL and PI current controller in the main program according to the sample current and voltage value in the $V_{grid(\alpha)}[n_s]$ and $I_{grid(\alpha)}[n_s]$. The detail of how to update old VSIN LUT to new LUT is described in the next section.

5.4 Microcontroller system design of PLL

Figure 5-9 shows the block diagram of *PLL* system.




Figure 5-9: Block diagram of PLL.

As shown in Figure 5-9, the first step in the operation of the *PLL* is the generation of $\boldsymbol{\beta}$ value from $\boldsymbol{\alpha}$. Because of ADC sampling, $\boldsymbol{\alpha}$ value of current and voltage has been saved in the $I_{grid(\alpha)}[n_s]$ and $V_{grid(\alpha)}[n_s]$. The first step in PLL program is to calculate the $\boldsymbol{\alpha}$ to $\boldsymbol{\beta}$ reference frame values. The two arrays $I_{grid(\beta)}[n_s]$ and $V_{grid(\beta)}[n_s]$ are used to save $\boldsymbol{\beta}$ axis value of current and voltage. The next step is to transfer $\boldsymbol{\alpha}\boldsymbol{\beta}$ to $\boldsymbol{d}\boldsymbol{q}$ values. In the third step of PLL calculation, the frequency of grid voltage $\boldsymbol{\omega}_{grid}$ is calculated through the PI calculation. There are two main types of PI calculation, position algorithm and velocity algorithm. In position algorithm PI calculation, the input is the error value between the reference value and actual input value, while the output is the actual position of control signal. Equation (95) shows a basic PI equation in position algorithm in continuous time.

$$m(t) = K_p * er(t) + K_i * \int er(t)$$
(95)

The m(t) is actual position of control signal and er(t) is error value and $er(t) = y_{ref}(t) - y(t)$, $y_{ref}(t)$ is the reference value and y(t) is the detected value. For the PLL system, $er(t) = V_{ref(q)}(t) - V_{grid(q)}(t)$, and the output m(t) is the frequency of grid $\omega_{grid}(t)$. Equation (95) shows the PI calculation in continuous time. In microcontroller, the discrete time PI is usually used. The discrete time PI of position algorithm is,

$$m(n) = K_p * er(n) + K_i * \sum_{i=0}^{n} er(i) * \Delta t$$
(96)

The time different Δt is equal to sample time T_{sample} , the $\sum_{i=0}^{n} er(i)$ means sum of errors.

In many applications it may be necessary to change the controller parameters for different operating conditions and/or operation modes. For example, quite often systems have a start-up controller which is used to carefully drive system from zero to nominal operating point. When the nominal operating point is reached, main controller takes over operation. Sometimes the transition between start-up and main control causes a disturbance (bump) in system response due to a mismatch between the values of the state variables and gains of start-up and main controller. Similar effects can be seen when system transition from manual to automatic control and vice versa. As result, many platforms operation requirements usually demand that manual/automatic changeover be made in the so-called "bumpless" manner.

One bumpless method is called velocity algorithm PI calculation. Instead of producing m(n) directly, velocity algorithm produces the change in the value of the manipulated

variable for each sample. Equation (97) shows the change value of manipulated variable $\Delta m(n)$ in discrete time.

$$\Delta m(n) = m(n) - m(n-1) = K_p * [er(n) - er(n-1)] + K_i * er(n) * \Delta t$$
(97)

Now, present output signal $m(n) = m(n-1) + \Delta m(n)$. At the time of changeover of manual/auto, the output value from the manual m(n-1) is considered, since the $\Delta m(n)$ is very small at this time, the new output signal calculated form velocity algorithm PI calculator is very close to the output from manual mode. As result, the "bump" is eliminated.

In this research, the velocity algorithm PI is used in the PLL and current control. Figure 5-10 shows an example of working of n_s and the parameter which should be used in calculation.




Figure 5-10: The example of calculation system with **ADC** n_s sample.

Referring to Figure 5-10, n_s is sample number, all value with (n_s) is taken or calculated at present T_{sample} , while all value with $(n_s - 1)$ is saved from the last T_{sample} .

In the PLL system, $er(n_s) = V_{ref(q)}(n_s) - V_{grid(q)}(n_s)$, $er(n_s - 1) = V_{ref(q)}(n_s - 1) - V_{grid(q)}(n_s - 1)$. $\Delta t = T_{sample}$. The output $m(n_s) = \Delta \omega_{grid}(n_s)$ represents the change in grid frequency. Assuming the reference value is kept constant, $V_{ref(q)}(n_s) = V_{ref(q)}(n_s - 1)$ and so the PI calculation in PLL is, $\Delta \omega_{grid}(n_s) = K_p * [V_{grid(q)}(n_s - 1) - V_{ref(q)}(n_s)] + K_i * [er(n_s)] * T_{sample}(98)$

The frequency of grid voltage $\omega_{grid}(n_s)$ is,

$$\omega_{grid}(n_s) = \omega_{grid}(n_s - 1) + \Delta\omega_{grid}(n_s)$$
 (99)

Where $\omega_{grid}(n_s-1)$ is the frequency data from last sample time.

The next step is the calculation of angle θ_{grid} of grid voltage, since θ_{grid} can be calculated by integral of ω_{grid} , the equation of θ_{grid} is,

$$\theta_{grid}(n_s) = \theta_{grid}(n_s - 1) + \omega_{grid}(n_s) * T_{sample}$$
 (100)

 $heta_{grid}(n_s-1)$ is the angle calculated from last sample time.

When PLL is stable, the actual $V_{grid(q)}$ is equal to $V_{ref(q)}$, the ω_{grid} keeps constant and represents the frequency of grid voltage. So, the θ_{grid} increases in the range from 0 to 2π with a per sample increment step of $\omega_{grid} * T_{sample}$.

Figure 5-11 shows the flowchart of *PLL*.




Figure 5-11: The program flowchart of PLL system.

5.5 Microcontroller system design of *PI* current controller

With the grid voltage obtained from the *PLL*, voltage and current signals are sampled, the grid current is able to be calculated. **Figure 5-12** shows the block diagram of *PI* current controller.




Figure 5-12: Block diagram of PI current controller.

The first step in current controller is creating $I_{grid(\beta)}$ signal from $I_{grid(\alpha)}$. This has been done at the beginning of the PLL system. So, the $\alpha\beta$ current value are saved in the $I_{grid(\alpha)}[n_s]$ and $I_{grid(\beta)}[n_s]$. In step ②, the $\alpha\beta$ values of current are transformed into dq values. Step ③ calculates the dq values of inverter voltage, $V_{con(d)}$ and $V_{con(q)}$, from the PI compensator. The velocity algorithm PI calculation is also used

in this calculation where the current error signal is calculated using $er(n_s) = I_{(ref)}(n_s) - I_{grid}(n_s)$, while output is the control voltage V_{con} . Equation (101) and (102) shows the PI calculation in current control in dq axis.

$$V_{con(d)}(n_s) = V_{con(d)}(n_s - 1) + K_{p(PI)} * \left[I_{grid(d)}(n_s - 1) - I_{grid(d)}(n_s) \right] + K_{l(PI)} * \left(I_{ref(d)}(n_s) - I_{grid(d)}(n_s) \right) * T_{sample}(101) + T_{sample}(101) +$$

$$V_{con(q)}(n_s) = V_{con(q)}(n_s - 1) + K_{p(PI)} * \left[I_{grid(q)}(n_s - 1) - I_{grid(q)}(n_s) \right] + K_{i(PI)} * \left(I_{ref(q)}(n_s) - I_{grid(q)}(n_s) \right) * T_{sample}(102)$$

Step 4 is the decoupling system which removes the cross-coupled terms from the calculation giving the dq inverter voltages.

$$V_{inv(d)}(n_s) = V_{con(d)}(n_s) - \omega_{grid}L_T * I_{grid(q)}(n_s) + V_{grid(d)}(n_s)$$
(103)

$$V_{inv(q)}(n_s) = V_{con(q)}(n_s) + \omega_{grid}L_T * I_{grid(d)}(n_s) + V_{grid(q)}(n_s)$$
(104)

In step 5, the $V_{inv(\alpha)}$ is calculated by dq to $\alpha\beta$ transfer.

The penultimate step is to transform the dq inverter voltage to the $\alpha\beta$ reference frame from which the time domain inverter signal can be obtained,

$$V_{inv} = V_{inv(\alpha)}(n_s) = V_{inv(d)}(n_s) * sin\left(\theta_{grid}(n_s)\right) + V_{inv(q)}(n_s) * cos\left(\theta_{grid}(n_s)\right) (105)$$

The final step is calculating modulation signal V_{sin} in microcontroller. According to equation about V_{inv} and V_{sin} in (14), V_{sin} is equal to,

$$V_{sin} = V_{inv} * \frac{\widehat{V}_{tri}}{V_{DC}} \tag{106}$$

And according to equation (90) about the transfer between V_{sin} and CCR. The final equation between CCR and V_{inv} is,

$$CCR = \frac{ARR}{2} + \frac{1}{2} * \frac{ARR}{V_{DC}} * V_{inv}$$
 (107)

Since ARR = 2100 and $V_{DC} = 100V$, the $CCR = 2100 + 21 * V_{inv}$. This CCR value is saved in the array $VSIN_{00}[n_s]$ or $VSIN_{01}[n_s]$. When one of the arrays is used to save the modulation signal value, another array is used for generating PWM signal. In the main program, N_{array} is used as flag to represent which VSIN array is currently being used. When $N_{array} = 0$, the new modulation CCR value is saved in the $VSIN_{00}$ array, while $VSIN_{01}$ array is used as LUT for driving PWM signal. When $N_{array} = 1$, the $VSIN_{01}$ array is used to save new CCR value, while $VSIN_{00}$ is used for driving PWM signal.

Figure 5-13 shows the flowchart of *PI* current controller.




Figure 5-13: The flowchart of *PI* current controller in microcontroller.

5.6 A summary of the whole *PWM* timing and control system

The design and implementation of *PWM* system, dead time compensation, *PLL* and *PI* current controller sub-systems have been introduced separately in this chapter. In this final section, a description of cooperating of all sub-systems is provided.

After ADC sampling, microcontroller has obtained new values for the voltage and current signals and, therefore, PWM pulse width is updated. In order to do this a new value for CCR is determined and it is placed into VSIN LUT ($VSIN_{00}$ or $VSIN_{01}$) array. In a V_{sin} cycle, VSIN LUT is filled and will be used at next V_{sin} cycle. Therefore, it is essential that the time taken to perform every controller, PLL calculation and PI current calculation should be short than a sample (PWM) period. During a sample period, not only the calculations time should be considered, but also the time for data transfer in and out from different arrays, ADC data transfer time should be considered. It is hard to ensure that all system can be finished in the time between two samples ($50\mu s$) without influencing PWM update. As result, a system design for adapting the calculation speed of STM32F407 microcontroller is described.

Figure 5-14 shows the flowchart of main calculation program of current controller and PLL. Instead of calculating each new CCR value after each ADC sample, the calculation starts after all ADC sampling in a V_{sin} cycle is all finished and saved.




Figure 5-14: Flowchart of Main calculation program.

To speed up data transfer, Direct Memory Access (DMA) system is used to transfer the data from ADC register to certain index in an array without requiring an interrupt service routine. After the first V_{sin} period is finished, 400 ADC current and voltage

sample values are saved in the $I_{adc}[n_s]$ and $V_{adc}[n_s]$ arrays through DMA system. Then ADC and DMA system stops, and calculation starts according to the data saved in the $I_{adc}[n_s]$ and $V_{adc}[n_s]$. With the increase of n_s in the loop of program from 0 to 399, all new modulation values is calculated and filled into the LUT. Which VSIN array ($VSIN_{00}$ or $VSIN_{01}$) is used to save calculated modulation value is dependent on the value of N_{array} as described in the previous section. In the program shown in Figure 5-14, the flag $Sign_{Finish}$ is introduced to shows the calculation finish condition. If the calculation is not finished, $Sign_{Finish}$ keeps at 0. After calculation is finished and new LUT is filled, $Sign_{Finish}$ turns to 1 to signify the VSIN array with new modulation values is ready to be used in the PWM system. And at the beginning of a next V_{sin} period ($D_P = 0$), the updated LUT start to be used. Referring to Figure 5-14, after $Sign_{Finish} = 1$, N_{array} turns, so that after next calculation is finished, the new modulation value can be saved in another VSIN array.

At the beginning of a new V_{sin} period, after PWM is driven by new LUT, the ADC system is restarted for taking new sample voltage and current for PI calculation. Figure 5-15 shows flowchart of PWM interrupt service routine with current control, PLL and dead time compensation.




Figure 5-15 : Flowchart of *PWM* interrupt program with DTC and grid connected system.

As shown in Figure 5-15, VSIN LUT is only updated to $VSIN_{00}$ or $VSIN_{01}$ at the end of cycle according to N_{array} from the main program. After LUT updating, the $Sign_{Finish}$ is set to 0 and the ADC system is restarted.

For example, at the first V_{sin} period, $VSIN_{00}$ array is used as the LUT of PWM system, and the ADC system starts to capture voltage and current signals, in total 400 values are transferred by DMA in the first V_{sin} period. At the second V_{sin} period, ADCsystem is stopped, and calculation is started. During this time, VSIN₀₀ LUT is being used to provide the sine wave reference values for **PWM** system, while new values of CCR are being calculated and saved in $VSIN_{01}$ array. Assuming all calculation can be finished in this V_{sin} period. After all calculations are completed, $Sign_{Finish}$ is set to 1, VSIN reference is changed from $VSIN_{00}$ LUT to $VSIN_{01}$ LUT ready for next V_{sin} period. At the third V_{sin} period, ADC system is restarted and $Sign_{Finish}$ is changed to 0. After all, ADC sample is finished, the new CCR value is calculated and saved in $VSIN_{00}$ array at the fourth cycle. In conclusion, VSIN LUT is updated every two V_{sin} period (40ms) in this system. This way ensures that there is enough time in microcontroller to finish all calculations and data transfer without influencing the progress of ADC sample and PWM program. As described in this section, ADC sampling system is acted every period of T_{pwm} , if PWM frequency is higher, T_{pwm} is shorter, and it is much harder to ensure every calculation can be finished in a short T_{pwm} time. By using the method described in this section, all **ADC** sample program are finished at the first V_{sin} period, and only once all calculations are finished, $Sign_{Finish}$ changes to 1, the new LUT is updated. In this research, the update of LUT is acted every two V_{sin} periods. The key for PLL and current controller is maintaining their dq axis value to their reference value, and **dq** axis values are not changed significantly in every

cycle. As result, it is acceptable that PI calculation in PLL and current controller can be acted every 2 V_{sin} periods in this research.

5.7 Chapter Conclusion

This chapter describe the operation and program design of SPWM, DTC, PLC, PLL and PI current control in microcontroller STM32F407. Section 5.1 describes the basic **SPWM** system in H-Bridge inverter in microcontroller. Section 5.2 describes how the **SPWM** signal is updated by **DTC** and **PLC** system in microcontroller. Section 5.3 presents ADC sampling system for taking voltage and current data in microcontroller. In section 5.4 and 5.5, the progress of **PLL** and **PI** current controller with ADC sampling system in microcontroller is introduced and described. These two sections present two different PI calculation methods in PLL and current controller -position algorithm and velocity algorithm. Velocity algorithm PI calculation solves "bumpless" problem in position algorithm **PI** system. As result, more stable velocity algorithm **PI** system is used in **PLL** and **PI** current control calculations. In section 5.6, the summary of combination of DTC, PLL and PI current control system is introduced and described. It is mentioned in section 5.6 that in case all system can not be finished in certain time, this chapter provides a program method that extend the calculation time and maintaining the system stability.

Chapter 6

Simulation and Experimental Validation

This chapter provides simulation and experimental validation for the proposed deadtime and phase lag compensation system. In the first section, the open loop behaviour of the system operating with a resistive load but without *PLL* and *PI* current controller enabled provides characterisation of the dead time compensation in H-Bridge power inverter. In the second and third section, the output of H-Bridge inverter is connected to grid and *PLL* and *PI* current controllers are in operation allowing the performance of the compensation scheme to be demonstrated in a close-loop system. In the final section, the simulation result of DTC operation in a 3-level H-Bridge inverter connected to grid with *PLL* and *PI* current controller is presented.

6.1 Dead Time compensation in H-Bridge

This section provides experimental result for the Dead Time Compensation (DTC) (including the *DTC* and *PLC*) and operating with a 2-level H-Bridge inverter connected to a resistor load. The output voltage and current from H-Bridge and their THD when the dead time is equal to 1us, 2us and 3us will be shown. After that, the output waveform and THD after adding the DTC system will be provided.

Figure 6-1 shows the block diagram of open-loop H-Bridge inverter and DTC system,

Table 6 shows the basic parameter in the H-Bridge inverter.




Figure 6-1: Block diagram of H-Bridge inverter with Dead time compensation in open-circuit.

Table 6: Parameter in H-Bridge inverter circuit and PWM system.

Parameter	Symbol	Value
DC main power supply	V_{DC}	100 <i>V</i>
Inverter side inductor	L_{inv}	0.9mH
Grid side inductor	L_{grid}	0.69 <i>mH</i>
PWM frequency	f_{PWM}	20kHz
Fundamental frequency	f_{sin}	50 <i>Hz</i>
Carrier wave peak voltage	\widehat{V}_{tri}	1 <i>V</i>
Modulation wave peak	\widehat{V}_{sin}	0.48V
voltage		
Max Modulation index	$\widehat{m_{\iota}}$	0.48
Voltage gain in voltage	G_V	0.016
sensor		
Current gain of current	G_I	0.08
sensor		
Inverter side inductor	L_{inv}	0.9 <i>mH</i>
Inverter side inductor ESR	R_{inv}	0.15Ω
Grid side inductor	L_{grid}	0.69 <i>mH</i>

Grid side inductor ESR	R_{grid}	0.15Ω
Filter capacitor	C_f	32 <i>uF</i>
Damping resistor	R_d	0.25Ω
Output resistor	R_{out}	3.75Ω
ARR value	ARR	4200

The first experiment here is testing the reliability of current and voltage detector, since all calculation regarding *PLL* and *PI* current controller requires measurements of voltage and current signals.

As described in section 4.4, $I_{detect} = 0.08 * I_{actual}$, and $V_{detect} = 0.016 * V_{actual}$. In this test, the peak modulation index of m_i is equal to 0.48, PWM frequency $f_{pwn} = 20kHz$, and $V_{sin}(t)$ frequency is $f_{sin} = 50Hz$. Figure 6-2 shows the voltage on output resistor V_R and the detected voltage from voltage detector $V_{detect(R)}$. The voltage V_R is tested by using an active differential probe, while the $V_{detect(R)}$ is taken by testing the output from voltage detector.

It is clear to see that they have same phase and frequency, but different level of voltage. The peak voltage is shown in **Figure 6-2**, $\frac{\widehat{V}_{detect(R)}}{\widehat{V}_R} = 0.016$, it proves that the design and operation of voltage detector is correct.




Figure 6-2: experimental result of V_R and $V_{detect(R)}$.

Figure 6-3 shows the output current through the resistor R_{out} . The I_R is calculated by a high accuracy current sensor, while $I_{detect(R)}$ is calculated from the current detector circuit described in section 4.4. It is clear to see that their waveform shape, phase and frequency are all same. Comparing the peak current between them, $\frac{\hat{I}_{detect(R)}}{\hat{I}_R} = 0.08$, proving that the design and operation of current sensor is correct.




Figure 6-3: Experiment result of I_R and $I_{detect(R)}$

In DTC system, the current polarity of I_{AB} is very important since decides the polarity of deadtime compensation value added into PWM system. The current polarity detector of I_{AB} is achieved by an MAX913 which is described in section 4.5. The current from detector $I_{detect(AB)}$ represents the detected I_{AB} value, and signal \overline{V}_Q represents the current direction (polarity) of I_{AB} .




Figure 6-4: Current waveform $I_{detect(AB)}$ and \overline{V}_Q output from MAX913 in V_{sin} period.

Figure 6-4 shows $I_{detect(AB)}$ and \overline{V}_Q during zero-crossing of $I_{detect(AB)}$. As the current approaches a zero, multiple switching events are triggered, and this behaviour is shown in more detail in Figure 6-5. After zooming into the zero-crossing time of $I_{detect(AB)}$ and \overline{V}_Q , The current ripple is ~0.2 A and as the high-frequency current component crosses zero, multiple switches of \overline{V}_Q occur.




Figure 6-5: Zoom of $I_{detect(AB)}$ and \overline{V}_Q during zero-crossing.

As described in section 5.1, the **PWM** in microcontroller **STM32F407** is achieved dependent on **CNT**, **ARR** and **CCR** value, equation (90) shows the transfer equation from $V_{sin}(t)$ to **CCR** value in microcontroller.

$$CCR = \frac{1}{2}ARR * \left(1 + \frac{V_{sin}(t)}{\hat{V}_{tri}}\right)$$

According to the parameter in **Table 6**, the modulation signal in the microcontroller is shown in **Figure 6-6**.




Figure 6-6: CCR value in VSIN LUT in PWM system in microcontroller.

The final part of this section shows the response of the system with and without dead time compensation. The load resistor current and voltage with dead time values $T_d = 1us$, 2us and 3us is shown.

Figure 6-7 shows the experimental output voltage on R_{out} . When $T_d = \mathbf{1}us$, $V_e = \mathbf{0.08V}$, according to equation (32) and (34), the voltage drop of \widehat{V}_R is equal to $V_{DC} * \left[\frac{1}{2}*\frac{V_e}{\widehat{V}_{tri}}\right] = \mathbf{4V}$. It is clear to see that, after adding the DTC system into PWM system, the peak voltage \widehat{V}_R is increased by $\mathbf{4V}$. In addition, the distortion caused by T_d around zero-crossing is compensated, which decrease the THD from 3.44% to 1.59%.




Figure 6-7: Experiment result of output voltage V_R when $T_d=\mathbf{1} us$ and with DTC&PLC compensation.

Figure 6-8 shows the output current through the R_{out} . The current $I_R = \frac{V_R}{R_{out}}$, it is clear to see that with the compensated 4V from the dead time effect on \widehat{V}_R , the peak current \widehat{I}_R is increased from 14.9A to 16A. In addition, the distortion caused by T_d around zero-crossing is compensated.




Figure 6-8: Experiment result of output current I_R when $T_d=\mathbf{1} u s$ and with DTC compensation.

Figure 6-9 and Figure 6-10 shows the I_R and V_R when $T_d = 2us$ and $T_d = 3us$, and their condition after adding DTC system.




Figure 6-9: Experiment result of output voltage V_R (a) $T_d=2us$, (b) $T_d=3us$




Figure 6-10: Experiment result of output current I_R (a) $T_d=2us$, (b) $T_d=3us$

It is clear to see that with the increase in T_d , voltage drop of peak voltage \widehat{V}_R and peak current \widehat{I}_R are higher. In addition, the distortion caused by T_d is more pronounced during the zero crossing. After adding DTC and PLC system, the voltage and current drop can be compensated when $T_d = 2us$ or 3us. It should be noticed that the THD in current and voltage is little high after the compensation when $T_d = 3us$. This is

because after adding value V_{DTC} and V_{PLC} , when $V_{sin}(t)$ reaches to its peak value \hat{V}_{sin} , the final new modulation signal is equal to $\hat{V}_{sin} + V_{DTC} + V_{PLC}$. In microcontroller, if the new modulation value is too close to the \hat{V}_{tri} , the calculation and update of CCR value in interrupt system will be short and it may delay the update of CCR value and cause increase of distortion.

In conclusion, this section shows the experimental result of H-Bridge power inverter works under open-loop system. It has shown the effect of dead time effect and the application of compensation to the H-Bridge power inverter. The result shows the output current and voltage on R_{out} under different time of T_d . With greater distortion occurring during the zero-crossing. On the other hand, the Dead time Compensation proves that it can compensate the energy loss and distortion caused by T_d .

6.2 PLL and PI current close-loop control

In this section, the MATLAB Simulink result is provided for the system operating with PLL and with PI current controller. The output of H-Bridge is connected to Grid which through a transformer which provides both isolation and transformation ratio. The ratio of transformer is 1:5, $50V_{rms}$ to $240V_{rms}$.

Figure 6-11 shows the block diagram of Grid-connected H-Bridge power inverter system.




Figure 6-11: Block diagram of Grid-connected H-Bridge power inverter system.

Table 7 gives the parameter used in the grid-connected H-Bridge power inverter system.

Table 7: parameter in grid-connected H-Bridge power inverter.

Parameter	Symbol	Value
DC Voltage Supply	V_{DC}	100 <i>V</i>
RMS grid voltage	$V_{grid(rms)}$	$50V_{rms}$
RMS grid current	$I_{grid(rms)}$	$10A_{rms}$
Peak grid voltage	\widehat{V}_{grid}	70 <i>V</i>
Peak grid current	\hat{I}_{grid}	14 <i>A</i>
Sampling time	T_{sample}	50 <i>us</i>
Reference q axis voltage	$V_{q(ref)}$	0 <i>V</i>
Reference d axis current	$I_{d(ref)}$	14 <i>A</i>
Reference q axis current	$I_{q(ref)}$	0 <i>A</i>
Grid frequency	$f_{\it grid}$	50 <i>Hz</i>
K_P of PLL	$K_{P(PLL)}$	6.34
K_i of PLL	$K_{i(PLL)}$	1350
K_P in current control	$K_{P(PI)}$	0.406
K_i in current control	$K_{i(PI)}$	130
Rated Power	S	500VA
Gain	G_{PWM}	21

The value of K_p and K_i in **PLL** and **PI** current controller can be calculated through equation (68), (69), (83) and (84). During the experiment, it was found that integral controller K_i for both **PLL** and **PI** current controller had to be reduced to stabilise operation.

The **PLL** is used to synchronise the inverter output to grid and in this process, it provides the grid angle and grid frequency. The key for θ_{grid} calculation in **PLL** is keeping **q**-axis grid voltage $V_{grid(q)}$ to 0 using the **q**-axis **PI** compensator. **Figure** 6-12 shows the **dq** axis voltage in V_{grid} in MATLAB simulation.




Figure 6-12: MATLAB simulation result of $V_{grid(d)}$ and $V_{grid(q)}$.

The **PLL** system is fully synchronized with V_{grid} after a full grid period (t > 0.02s), after that $V_{grid(q)}$ is kept at 0V, $V_{grid(d)}$ represents the peak voltage \widehat{V}_{grid} which is

equal to 70V. Figure 6-13 shows the relation between grid voltage V_{grid} and calculated grid angle θ_{grid} .




Figure 6-13: The relation between grid voltage $V_{grid}(t)$ and calculated grid angle θ_{grid} in MATLAB simulation.

As shown in Figure 6-12, the initial value of $V_{grid(q)}$ is far from the 0, which produce larger ω in order to chase the angle of $V_{grid}(t)$. Then, as the controller acts to drive $V_{grid(q)}$ towards 0, the calculated frequency ω is forced towards ω_{grid} and the θ_{grid} eventually equals to angle of $V_{grid}(t)$. As shown in Figure 6-13, a sin and cos waveform are produced by using the θ_{grid} from PLL, and the sin waveform is in phase with V_{grid} . It proves that the PLL is synchronized with a sin waveform $V_{grid}(t)$.

After θ_{grid} is calculated from the **PLL**, it can be used in the current control, which allows current to be injected at the correct phase and frequency. The key for **PI** current

control is keeping the dq axis current $I_{grid(d)}$ and $I_{grid(q)}$ at their reference values to provide the desired active power P and reactive power Q. The $I_{ref(d)}$ is set as 14A, while $I_{ref(q)}$ is set as 0A, which the total rated power is equal to the active power P in system.

Before continuing PI current controller in this section, the initial system of whole H-Bridge system from t=0 should be described. At the beginning, PLL controller is operated firstly. An initial modulation reference signal V_{sin} is created according to the grid angle calculated from PLL. With the initial modulation reference signal, the output grid current is synchronized to grid voltage. Then PI current controller is operated with PLL, updating V_{sin} every V_{sin} period. Ensuring output grid current I_{grid} is still synchronized with grid voltage V_{grid} , and maintaining the peak grid current \hat{I}_{grid} to its reference value.

Referring to **Figure 6-14**, the initial system is described.

The starts time (t = 0) acts at the zero-crossing of $V_{grid}(t)$ from negative to positive. At this time, only voltage detector is operated to take grid voltage data for PLL calculation. PLL calculation is finished in this period, and the initial modulation reference signal V_{sin} is created.

At time $t = T_{sin}$, the initial V_{sin} starts to be used to drive PWM signal controlling switches in H-Bridge. As result, output current $I_{grid}(t)$ is produced. At the same time, current detector is operated to get grid current data for preparing PI current control calculation. As shown in Figure 6-14, from T_{sin} to $2T_{sin}$ with PLL system, the grid

current is synchronized with grid voltage. The initial peak modulation index is set as 0.75. Thus, peak current $\hat{l}_{peak} = 11A$.

At $t = 3T_{sin}$, PI current calculation is operated. A new modulation reference signal V_{sin} is created by PLL and PI current calculation together from $3T_{sin}$ to $4T_{sin}$. But until $t = 4T_{sin}$, V_{sin} is updated.

After $4T_{sin}$, PLL and PI current controller keeps working together to update modulation signal. I_{grid} keeps synchronizing to V_{grid} and its peak value \hat{I}_{grid} reaches to 14A (I_{ref}) after steady-state conditions.

Because all voltage and current data at start time of system (t = 0) are 0, an extra V_{sin} period is required for both PLL and PI current controller to get a basic initial value $(V_{grid(d,q)} \& I_{grid(d,q)})$ to do the calculations.




Figure 6-14: Simulation of $V_{grid}(t)$, $I_{grid}(t)$ and $V_{sin}(t)$ during initial system.

Figure 6-15 shows $I_{grid(d)}$ and $I_{grid(q)}$ from grid current $I_{grid}(t)$.

Referring to Figure 6-15, $I_{grid(d)}$ and $I_{grid(q)}$ are calculated after $t = T_{sin}$, and $I_{grid(d)}$ represents the peak current \hat{I}_{grid} when $I_{grid(q)} = 0$. From T_{sin} to $3T_{sin}$, $I_{grid(d)} = 11A$ and $I_{grid(q)} = 0.08A$. So, the peak current $\hat{I}_{grid} = 11A$ during this time. Therefore, demonstrating the convergence of $I_{grid(d)}$ and $I_{grid(q)}$ controller. After $t = 3T_{sin}$, PLL and PI current controller work together, $I_{grid(d)}$ start to chase the $I_{d(ref)} = 14A$, while $I_{grid(q)}$ starts to chase the $I_{q(ref)} = 0A$. After $t = 6T_{sin}$, PI current controller works under steady-state condition.




Figure 6-15: Simulation result of dq axis current of $I_{grid}(t)$, $I_{grid(d)}$ and $I_{grid(q)}$.

Figure 6-16 shows $V_{inv(d)}$ and $V_{inv(q)}$ which can be used to represent the dq axis voltage of the fundamental inverter voltage V_{inv} in the output voltage from H-Bridge inverter $V_{AB}(t)$. Because PI current control calculation is started after $2T_{sin}$, $V_{inv(d)}$ and $V_{inv(q)}$ are calculated after $2T_{sin}$.




Figure 6-16: Simulation result of inverter side fundamental dq-axis voltage.

After calculations, $V_{inv(d)}$ and $V_{inv(q)}$ are transformed to $V_{inv(\alpha)}$ and $V_{inv(\beta)}$. Where $V_{inv(\alpha)}$ is equal to the fundamental signal V_{inv} as shown in Figure 6-17.




Figure 6-17: Simulation result of fundamental inverter side voltage $V_{inv}(t)$.

The final step is producing CCR value into VSIN LUT according to the V_{inv} from PI current calculation. As described before, CCR can be calculated as,

$$CCR = \frac{ARR}{2} + \frac{1}{2} * \frac{ARR}{V_{DC}} * V_{inv}$$

The modulation signal in microcontroller is shown in Figure 6-18.

In microcontroller, the midpoint of V_{sin} is equal to $\frac{ARR}{2} = 2100$.




Figure 6-18: Modulation signal $V_{sin}(t)$ in microcontroller produced from the PI current control.

Figure 6-19 shows the output waveform of grid current, voltage and fundamental voltage from H-Bridge inverter after *PLL* and *PI* current controller works under steady-state condition.




Figure 6-19: Simulation result of output waveform from grid connected H-Bridge power inverter.

After 0.2s ($10T_{sin}$), the system has reached to steady-state condition. It is clear to see that the output voltage and current are at same phase and frequency (50Hz), which proves that PLL system works correctly. In addition, the peak current \hat{I}_{grid} can be kept at 14A which is equal to the reference current $I_{ref(d)}$ set in the current control.

This section has shown the operation of PLL and PI current controller in an ideal 2-level H-Bridge inverter ($T_d = 0$) through MATLAB simulation. The current is in same phase and frequency with grid voltage. The peak current is same to the reference peak current set in the current controller.

6.3 Dead Time Effect and Dead Time Compensation operation with grid *PLL* and *PI* current control.

In this section, through analysing simulation and experiment result, the dead time effect and dead time compensation operation with **PLL** and **PI** current controller is introduced and discussed.

Firstly, Figure 6-20 shows the simulation result of $V_{grid}(t)$ and $I_{grid}(t)$ during the initial time with $T_d = 1us$. And Figure 6-21 shows the simulation of dq-axis current from $I_{grid}(t)$ with $T_d = 1us$.

The initial work of H-Bridge system is same as described in the previous section when $T_d = 0$.

From $2T_{sin}$ to $4T_{sin}$, only PLL system works, it is clear to see that the peak current \hat{I}_{grid} during this time is decreased from 11A to 5A caused by dead time effect. After $t = 4T_{sin}$, PI current controller starts to work, which forces dq-axis current to their reference value. As shown in Figure 6-19 and Figure 6-24, at the start of PI current control, since the 5A is much lower than the reference current 14A, if the 5A is increased to 14A in short time by PI current controller, an overshoot may occur. A high current peak reaches to 25A is caused because of dead time effect. In addition, the fluctuation of dq-axis current during the steady-state condition is larger. Finally, although the peak current is reduced because of dead time effect, PI current controller can ensure the \hat{I}_{grid} can reach to its reference peak value (14A). But the distortion caused by dead time effect during zero-crossing can not be removed.




Figure 6-20: Simulation result of $V_{grid}(t)$ and $I_{grid}(t)$ during initial time with




Figure 6-21: Simulation result of dq-axis current with $T_d = 1us$

Figure 6-22 shows the $V_{grid}(t)$ and $I_{grid}(t)$ during the initial time after DTC system is operated. After the start-up transient, the current polarity detector for I_{AB} is turns on

at $t = T_{sin}$ for DTC system calculation. Then DTC is activated at $t = 2T_{sin}$. As shown in Figure 6-22, the peak current \hat{I}_{grid} is increased to 11A by operation of DTC system. As result, after PI current controller is activated at $t = 3T_{sin}$, the small current error between 11A and 14A can not cause overshoot. In addition, the distortion caused by dead time during zero-crossing is compensated by DTC system shown in Figure 6-22.




Figure 6-22: Simulation result of $V_{grid}(t)$ and $I_{grid}(t)$ during the initial time with DTC system.

Observing dq-axis current of I_{grid} with DTC system in Figure 6-23, from $2T_{sin}$ to $3T_{sin}$, $I_{grid(d)}$ is increased from 5A to 11A with the operation of DTC system. After PI current controller works under steady-state condition, the fluctuation of $I_{grid(d,q)}$ is smaller.




Figure 6-23: Simulation result of dq-axis current of I_{grid} with DTC system

Figure 6-24 shows simulation result of the grid voltage, current and inverter side fundamental voltage under different conditions after PLL and PI current controller works under steady-state conditions. As shown in Figure 6-24, from 0.2s to 0.3s, PLL and current controller has worked under steady-state conditions and $T_d = 0$. After t = 0.3s, T_d is changed to 1us. It is clear to see that \hat{I}_{grid} is decreased to 10.5A caused by dead time effect, but then \hat{I}_{grid} is changed back to 14A because of current controller keeps $I_{grid(d)}$ to its reference value, and $I_{grid(d)}$ represents the \hat{I}_{grid} . In SPWM system, in order to maintain correct value of \hat{I}_{grid} , the \hat{V}_{sin} of $V_{sin}(t)$ in SPWM system is increased accordingly to maintain enough power into the grid to keep the current of I_{grid} .




Figure 6-24 : Simulation result of V_{grid} , I_{grid} and V_{inv} waveform under dead time effect and dead time compensation effect.

After introducing dead time, although PI current controller can maintain the peak current value of I_{grid} , the distortion caused by T_d cannot be compensated according to the THD value in I_{grid} shown in Figure 6-24. After t=0.4s, DTC system is enabled. \hat{I}_{grid} is increased because dead time compensation adds compensation value onto $V_{sin}(t)$, then it is maintained to 14A by current controller. After compensation, \hat{V}_{inv} changes from 81V to 77V, which means \hat{V}_{sin} is decreased back to the value which is same to the \hat{V}_{sin} when $T_d=0$. The current reduction caused by T_d now is compensated by DTC instead of current control itself. In addition, it is clear to see that the distortion caused by T_d is compensated especially during current zero-crossing, and, therefore, THD is decreased.




Figure 6-25: Simulation result of V_{grid} , I_{grid} and V_{inv} waveform under dead time effect and dead time compensation effect.

Figure 6-25 shows the V_{grid} , I_{grid} and V_{inv} when $T_d = 2us$. The system exhibits similar behaviour with the addition of dead time introducing distortion near the zero crossing points and affecting the grid current. Compensation combined with feedback mitigates the effect of dead time and corrects for instantaneous errors.

The final part of this section shows the experiment result of V_{grid} and I_{grid} from the H-Bridge circuit when $T_d=\mathbf{1} us$ and $T_d=\mathbf{2} us$ and the output after adding dead time compensation.

Figure 6-26 and Figure 6-28 shows the V_{grid} and I_{grid} when $T_d = 1us$ and $T_d = 2us$, while Figure 6-27 and Figure 6-29 shows the output after system is added DTC into with $1us T_d$ and $2us T_d$.




Figure 6-26: Experimental result of grid voltage V_{grid} and output current I_{grid} when $T_d=\mathbf{1} us$.




Figure 6-27: Experimental result of grid voltage V_{grid} and output current I_{grid} when $T_d=\mathbf{1} us$ and adding Dead time Compensation.




Figure 6-28: Experimental result of grid voltage V_{grid} and output current I_{grid} when $T_d=2us.$




Figure 6-29: Experimental result of grid voltage V_{grid} and output current I_{grid} when $T_d=2us$ and with Dead time compensation.

It is clear to see that more distortion is caused due to increase of T_d , from 8.18% to 18.78% with significant distortion occurring near the zero-crossing of current. With PI current controller, the current can still maintain at reference set value. After adding DTC compensation, the distortion caused by T_d is compensated as shown in Figure 6-27 and Figure 6-29. The THD after the compensation is 5.6%. It should be noted that actual grid voltage is trapezoidal in shape rather than the pure sinewave used in the MATLAB simulations and this will also influence the distortion in output current I_{grid} . But according to the THD measurement after Dead time compensation, the compensation system provides a significant amount of correction about the zero crossing-point, and this is further improved by the current controller.

In conclusion, this section provides the simulation and experimental results about dead time effect and dead time compensation operation in a 2-level grid connected H-Bridge power inverter. For the initial time of H-Bridge inverter, dead time effect causes current reduction when only PLL system is operating. With increase of T_d , this current reduction is higher. And with increase of T_d , more distortion is caused during the current zero-crossing.

With *DTC* system, the current reduction during the initial time is compensated, which solve the current overshoot problem after *PI* current controller is enabled as well. During steady-state conditions, the fluctuation of *dq*-axis current is decreased by DTC system, which making *PI* current controller more stable. The distortion caused by dead time effect is compensated by DTC system in grid-connected H-Bridge system.

6.4 MATLAB Simulation validation of dead time effect and DTC operation in a Grid Connected 3-level H-Bridge Power inverter

In this section, the MATLAB simulation of DTC operation in 3-level H-Bridge inverter operation in close-loop system is shown.

Figure 6-30 shows MATLAB Simulation structure of close-loop 3-level H-Bridge inverter with Dead Time Compensation system. The operation of *PLL* and *PI* current controller in 3-level H-Bridge inverter is similar to the system in 2-level H-Bridge inverter. Every component parameter in the H-Bridge is same which has been shown in section 6.1.




Figure 6-30: Grid Connected 3-level H-Bridge power inverter MATLAB Simulation.

The initial system of close-loop 3-level H-Bridge inverter is same to the system in 2-level which described in section 6.2. Figure 6-31 shows the simulation result of grid voltage $V_{grid}(t)$ and the comparation of output current $I_{grid}(t)$ when system is working with $T_d = 0$, $T_d = 1us$ and with DTC operation.




Figure 6-31: Simulation result of $V_{grid}(t)$ and comparation of $I_{grid}(t)$ under different conditions during initial time.

From $t = T_{sin}$ to $2T_{sin}$, only *PLL* controller is operating, output grid current is synchronized with grid voltage. Because of the initial peak modulation index is 0.75, the $I_{grid}(t) = 11A$ if $T_d = 0$. As shown in Figure 6-31, $I_{grid}(t)$ is decreased to 8A because of $1us T_d$ from T_{sin} to $2T_{sin}$. According to equation (45) in section 3.5 about fundamental output voltage reduction, the reduction is half comparing to the voltage

reduction in 2-level system. Thus, the reduction in output current is only 3A. Since the 8A is closer to the reference current 14A, the current over-shoot after PI current controller is operated after $t = 3T_{sin}$ is lower which only reach to 18A. Although the peak current \hat{I}_{grid} when $T_d = 1us$ reaches to 14A after steady-state of PI current controller, more distortion is caused during the zero-crossing of $I_{grid}(t)$.

As shown in **Figure 6-31**, after $t = 2T_{sin}$, dead time compensation is activated, the current reduction is compensated. Most importantly, the distortion caused by dead time effect during zero-crossing is compensated by DTC system.

Figure 6-32 shows the dq-axis current from $I_{grid}(t)$ when $T_d = 1us$ and Figure 6-33 shows the dq-axis current from $I_{grid}(t)$ when dead time compensation is operated. It is clear to see that the fluctuations of dq-axis current after steady-state situation is larger with dead time effect. After DTC system is operated, the current fluctuation is decreased.




Figure 6-32: Simulation result of $I_{grid(d)}$ and $I_{grid(q)}$ with $T_d=1us$




Figure 6-33: Simulation result of $I_{grid(d)}$ and $I_{grid(q)}$ with DTC operation.

Figure 6-34 shows the comparation of $I_{grid}(t)$ when $T_d=0$, $T_d=1us$ and with Dead Time Compensation operation after steady-state of PI current controller. With 236

PLL and PI current controller, the grid current can be synchronized with grid voltage. The \hat{I}_{peak} can be kept at its reference peak value. The THD of $I_{grid}(t)$ is increased from 0.26% to 4.04% by the dead time. With the Dead Time Compensation operation, the distortion is compensated, THD is decreased back to 0.26% referring to Figure 6-34.




Figure 6-34: Simulation result of $V_{grid}(t)$, and comparation of $I_{grid}(t)$ under different conditions after steady-state of PI current controller.

Figure 6-35 shows $I_{grid}(t)$ comparison with $T_d = 2us$. The THD is much higher reaching to 7.64% with $2us\ T_d$, the distortion at zero-crossing is more serious. After Dead Time Compensation is activated. The distortion caused by dead time effect is compensated and THD is decreased to 0.31%.




Figure 6-35: Simulation result of $V_{grid}(t)$, and comparation of $I_{grid}(t)$ under different conditions after steady-state of PI current controller with $T_d=2us$.

In conclusion, this section presents MATLAB Simulink simulation results of Dead

Time Compensation in close-loop 3-level H-Bridge power inverter system. With longer

dead time, more distortion is caused especially during the zero-crossing time. After DTC system is operated, the distortion caused by dead time effect can be compensated which decreases the *THD*. In addition, the current reduction caused by dead time effect during the initial *PLL* working can be compensated by DTC system as well. Which decrease the current over-shoot once the *PI* current controller is operated, making *PI* current controller more stable.

6.5 Chapter Conclusion

This chapter presents the simulation and experiment results of *DTC* and *PLC* system operation in a grid connected 2-level H-Bridge inverter firstly. It demonstrates the dead time effect during the initialization and steady-state operation of a close-loop 2-level H-Bridge inverter. The results shows that *DTC* and *PLC* system can compensate the current reduction during the initialization, and compensate the distortion caused by dead time during zero-crossing. Besides, the simulation results of DTC system operation in a grid connected 3-level H-Bridge inverter are shown in this section. The simulation validation shows that *DTC* and *PLC* system can compensate the current reduction when only *PLL* is operating. In addition, the most serious problem—the distortion cause by dead time during zero-crossing, can be compensated by *DTC* and *PLC* system in close-loop 3-level H-Bridge inverter system.

Chapter 7

Conclusion and Future Plan

This chapter summaries the works presented in this thesis. Then, some future work about the expansion of the research in this thesis will be demonstrated.

7.1 Thesis Conclusion

In Chapter 1, the background of development of power inverter technologies is introduced. The Grid-connected power inverter technology is popular and widely used in renewable energy system. For any power inverter system, dead time is necessary for avoiding short circuit events. But it causes voltage, current reduction and distortion during operation of power inverter. This provides a motivation to supply a Dead Time Compensation system used in grid-connected power inverter system for compensating current reduction and distortion caused by dead time.

In Chapter 2, the background and literature review related to grid-connected power inverter system is introduced. Including the basic structure of H-Bridge power inverter and 2-level, 3-level *SPWM* system. And the different technologies DTC and DTE for reducing dead time effect. Then, the function of each component in a *LCL* low-pass filter is described. In order to synchronize the output grid current from H-Bridge to the grid voltage and maintaining the output power from H-Bridge inverter, *PLL* and *PI*

current controller is required. The literature review of different kinds of **PLL** and current controller are introduced in this chapter.

In Chapter 3, the novel Dead Time Compensation technologies for 2-level and 3-level grid connected H-Bridge power inverter is introduced. The Dead Time Compensation (DTC) includes two parts, a deadtime value compensation (DTC) and phase lag compensation (PLC). With the DTC and PLC operation, H-Bridge inverter can produce output voltage V_{AB} which is equal to the V_{AB} from ideal H-Bridge inverter ($T_d = 0$).

In Chapter 4, the detail of every parameter calculation in *LCL* low-pass filter is described. Then, the detail of calculations of Proportion-Integral (*PI*) component in *PLL* and *PI* current controller is described. Besides, in *PI* current controller section, the equation shows how the current coupling is caused and then the method of decoupling system is introduced. After that, the electrical circuit design of experimental platform is introduced, including H-Bridge inverter and its power switch driver circuit, detector and protection modules. Then the current and voltage sampling system is described. And then this chapter presents detail of Detector Modules design based on *ACPL_7900* for providing accurate voltage and current data used in *PLL* and *PI* current controller. The detector designed in this thesis compensate the inaccurate reading of high frequency component of output current which is caused by unstable floating voltage supply at input of *ACPL_7900*. Then, a current polarity detector based

on *MAX913* comparator is introduced for providing high frequency and accurate current polarity data especially during zero-crossing to *DTC* system. Finally, the protection modules provide the methods for monitoring current through every power switch and limiting the max current through whole H-Bridge inverter.

In Chapter 5, the software design in microcontroller *STM32F407* is described, including the program of *SPWM* operation, *DTC*, *PLC*, *PLL* and *PI* current controller. Then, this chapter introduce the microcontroller system design of combining DTC system with grid connected system. In addition, it provides a system design method which solve the problem if processing speed of microcontroller is not enough.

In Chapter 6, the simulation and experiment validation of DTC system operation in grid-connected power inverter system is demonstrated. The first section in this chapter shows the operation of current and voltage detector. And the operation of current polarity detector is demonstrated. During the zero-crossing of output current I_{AB} , the high switching frequency component in I_{AB} occurs multiple zero-crossing events, the current polarity turns in high frequency during this time. The result of current polarity detector demonstrates that it can produce accurate current direction information under high switching frequency conditions.

From section 2 to section 3 in this chapter, the simulation and experiment validation demonstrates the *DTC* and *PLC* system operation in grid-connected 2-level H-Bridge inverter. The results shows that the DTC can compensate voltage and current reduction,

compensate distortion caused by dead time especially during zero-crossing. In addition, the DTC system compensates the dead time effect without changing or disturbing the *PLL* and *PI* current control progress.

In section 4 in this chapter, the simulation result demonstrates the DTC system operation in grid-connected 3-level H-Bridge inverter. The results shows that DTC system can compensate current reduction during the initial time when only *PLL* is operating. In addition, the distortion caused by dead time is compensated by DTC system in close-loop 3-level H-Bridge inverter.

In conclusion, this thesis provides a novel Dead Time Compensation (DTC) method containing deadtime value compensation (*DTC*) and phase lag compensation (*PLC*) for grid-connected H-Bridge power inverter (2-level & 3-level).

In the DTC system in this thesis, the calculation of V_{DTC} and V_{PLC} are related to the PWM frequency, peak-to-peak voltage of carrier signal and T_d . The new modulation reference signal is equal to $V_{sin}(t) + V_{DTC} + V_{PLC}$. With the increase of T_d , the peak voltage of new modulation signal $(V_{sin}(t))$ may extend above the peak voltage of carrier signal which causes over-modulation. But in 3-level power inverter system, the V_{DTC} and V_{PLC} are both equal to half of the value in 2-level system. As result, the DTC system can compensate longer T_d without over-modulation in 3-level H-bridge system.

7.2 Future work

In 3-level H-Bridge inverter, the **SPWM** system is called Level-Shift **PWM** which is also a popular **SPWM** technologies used in other multi-level H-Bridge inverter such as 5-levels H-Bridge inverter. The analysis of dead time effect and dead time compensation in 3-level H-Bridge inverter is also suitable for higher level multi-level H-Bridge inverter with Level-Shift **PWM** system. With the increase of levels in multilevel H-Bridge inverter, the deadtime compensation value V_{DTC} and phase lag compensation value V_{PLC} is smaller according to the description in section 3.6 and 6.4. As result, over modulation caused by dead time compensation can be avoided easier in higher levels multi-level H-Bridge inverter. Multi-level H-Bridge inverter is usually built based on high switching speed power switches for operating in high frequency conditions. With the requirement of higher operating frequency inverter system, same dead time (T_d) effect becomes more serious. Dead time effect can not be ignored, and dead time compensation is required. This thesis has started the dead time compensation research in grid connected 3-level H-Bridge inverter. It has potential to keep researching dead time compensation described in this thesis, which can be used in higher levels grid connected multilevel H-Bridge inverter.

The system presented here was limited in voltage (for health and safety reasons) and required the use of a step-up transformer. Often **PV** inverters contain isolation transformers for the purpose of mitigating leakage currents. Nowadays, **PV** Grid Connected Power Inverter technologies are arising where a boost power converter to increase the voltage level of **DC** supply, then transfer through the power inverter into

the grid without transformer (Transformerless Grid Connected Power Inverter). These technologies can decrease the size of whole system and decrease the price on building transformer. A further research opportunity exists to study the effect of dead time and dead time compensation systems on grid-connected transformerless PV inverter.

Reference

- [1] D C Prince, "The Inverter, GE Review, vol 28, no 10, October 1925, pp 676-81
- [2] Owen, E.L, "History [Origins of the Inverter]," *IEEE Ind. Appl. Mag*, January 1996, Vol.2(1), pp.64-66
- [3] F. G. Turnbull, "Selected harmonic reduction in static D-C A-C inverters," in IEEE Transactions on Communication and Electronics, vol. 83, no. 73, pp. 374-378, July 1964, doi: 10.1109/TCOME.1964.6541241
- [4] GOV.UK. Crown Commercial Service (2 January 2024). Carbon reduction plan.

 Available at: https://www.gov.uk/government/publications/carbon-reduction-plan.
- [5] GOV.UK. Ministry of Justice (22 April 2024). Net zero carbon strategy: MOJ. Available at : https://www.gov.uk/government/publications/net-zero-carbon-strategy-moj/net-zero-carbon-strategy-moj.
- [6] IEA (2022), All countries targeted for zero-carbon-ready codes for new buildings by 2030, IEA, Paris https://www.iea.org/reports/all-countries-targeted-for-zero-carbon-ready-codes-for-new-buildings-by-2030-2, Licence: CC BY 4.0
- [7] IEA (2024), Renewables 2023, IEA, Paris https://www.iea.org/reports/renewables-2023, Licence: CC BY 4.0
- [8] IEA (2022), Renewable Energy Market Update May 2022, IEA, Paris https://www.iea.org/reports/renewable-energy-market-update-may-2022, Licence: CC BY 4.0

- [9] Gregory R. Alinslie-Malik, MMath, July 2013, "Mathematical Analysis of PWM Processes", PhD Thesis, The University of Nottingham, Nottingham.
- [10] T. J. Summers and R. E. Betz, "Dead-time issues in predictive current control," in IEEE Transactions on Industry Applications, vol. 40, no. 3, pp. 835-844, May-June 2004, doi: 10.1109/TIA.2004.827772.
- [11] Y. Murai, T. Watanabe and H. Iwasaki, "Waveform Distortion and Correction Circuit for PWM Inverters with Switching Lag-Times," in IEEE Transactions on Industry Applications, vol. IA-23, no. 5, pp. 881-886, Sept. 1987, doi: 10.1109/TIA.1987.4504998.
- [12] Yen-Shin Lai and Fu-San Shyu, "Optimal common-mode Voltage reduction PWM technique for inverter control with consideration of the dead-time effects-part I: basic development," in IEEE Transactions on Industry Applications, vol. 40, no. 6, pp. 1605-1612, Nov.-Dec. 2004, doi: 10.1109/TIA.2004.836149.
- [13] X. Zhang, R. Burgos, D. Boroyevich, P. Mattavelli and F. Wang, "Improved common-mode voltage elimination modulation with dead-time compensation for three-level neutral-point-clamped three-phase inverters," 2013 IEEE Energy Conversion Congress and Exposition, 2013, pp. 4240-4246, doi: 10.1109/ECCE.2013.6647266.
- [14] U. D. Kavimandan, V. P. Galigekere, B. Ozpineci, O. Onar and S. M. Mahajan, "The Impact of Inverter Dead-Time in Single-Phase Wireless Power Transfer Systems," in IEEE Transactions on Power Electronics, vol. 37, no. 1, pp. 1074-1089, Jan. 2022, doi: 10.1109/TPEL.2021.3092400.

- [15] L. Ben-Brahim, "On the compensation of dead time and zero-current crossing for a PWM-inverter-controlled AC servo drive," in IEEE Transactions on Industrial Electronics, vol. 51, no. 5, pp. 1113-1118, Oct. 2004, doi: 10.1109/TIE.2004.834940.
- [16] Mattias Granström and Johanna Heide, "Simulation of a Current Controller with Dead-Time Compensation," Master of Science Thesis in Electrical Engineering Department of Electrical Engineering, Linköping University, 2021, 2021.
- [17] H. -C. Chen, Y. -C. Lin and J. -Y. Liao, "DSP-based current control with dead-time compensation for full-bridge-fed permanent-magnet electrodynamic shaker," 2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and Exposition (APEC), Orlando, FL, USA, 2012, pp. 2145-2152, doi: 10.1109/APEC.2012.6166118.
- [18] U. Abronzini, C. Attaianese, M. D'Arpino, M. Di Monaco and G. Tomasso, "Steady-State Dead-Time Compensation in VSI," in IEEE Transactions on Industrial Electronics, vol. 63, no. 9, pp. 5858-5866, Sept. 2016, doi: 10.1109/TIE.2016.2586680.
- [19] N. Urasaki, T. Senjyu, K. Uezato and T. Funabashi, "An adaptive dead-time compensation strategy for voltage source inverter fed motor drives," in IEEE Transactions on Power Electronics, vol. 20, no. 5, pp. 1150-1160, Sept. 2005, doi: 10.1109/TPEL.2005.854046.

- [20] Zammit, Daniel & Apap, Maurice & Spiteri Staines, Cyril. (2018). Dead time compensation in H-bridge inverters. International Journal of Industrial Electronics and Drives. 4. 56. 10.1504/IJIED.2018.090411.
- [21] Suroso, Suroso & Tri Nugroho, Daru & Noguchi, Toshihiko. (2018). New Dead-Time Compensation Method of Power Inverter using Carrier Based Sinusoidal Pulse-Width Modulation. International Journal of Electrical and Computer Engineering (IJECE). 8. 4880. 10.11591/ijece.v8i6.pp4880-4891.
- [22] A. R. Munoz and T. A. Lipo, "On-line dead-time compensation technique for open-loop PWM-VSI drives," in IEEE Transactions on Power Electronics, vol. 14, no. 4, pp. 683-689, July 1999, doi: 10.1109/63.774205.
- [23] D. B. R. Weerakoon, B. L. L. Sandaruwan, R. T. T. De Silva, S. G. Abeyratne and D. B. Rathnayake, "A novel dead-time compensation scheme for PWM VSI drives," 2016 IEEE International Conference on Information and Automation for Sustainability (ICIAfS), 2016, pp. 1-6, doi: 10.1109/ICIAFS.2016.7946570.
- [24] D. B. Rathnayake, S. M. H. K. Samarasinghe, C. I. Medagedara and S. G. Abeyratne, "An enhanced pulse-based dead-time compensation technique for PWM-VSI drives," 2014 9th International Conference on Industrial and Information Systems (ICIIS), 2014, pp. 1-5, doi: 10.1109/ICIINFS.2014.7036532.
- [25] Jong-Woo Choi and S. -K. Sul, "A new compensation strategy reducing voltage/current distortion in PWM VSI systems operating with low output voltages," in IEEE Transactions on Industry Applications, vol. 31, no. 5, pp. 1001-1008, Sept.-Oct. 1995, doi: 10.1109/28.464512.

- [26] Jong-Lick Lin, "A new approach of dead-time compensation for PWM voltage inverters," in IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol. 49, no. 4, pp. 476-483, April 2002, doi: 10.1109/81.995662.
- [27] S. -H. Hwang and J. -M. Kim, "Dead Time Compensation Method for Voltage-Fed PWM Inverter," in IEEE Transactions on Energy Conversion, vol. 25, no. 1, pp. 1-10, March 2010, doi: 10.1109/TEC.2009.2031811.
- [28] Y. Pan, Z. Ni, M. Narimani, M. Norambuena and J. Rodriguez, "Dead-Time Compensation for Model-free Predictive Control in Multilevel Inverters," 2023

 IEEE International Conference on Predictive Control of Electrical Drives and Power Electronics (PRECEDE), Wuhan, China, 2023, pp. 1-6, doi: 10.1109/PRECEDE57319.2023.10174595.
- [29] Jung-Soo Choi, Ji-Yong Yoo, Seung-Won Lim and Young-Seok Kim, "A novel dead time minimization algorithm of the PWM inverter," Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370), 1999, pp. 2188-2193 vol.4, doi: 10.1109/IAS.1999.798757.
- [30] C. Attaianese, V. Nardi and G. Tomasso, "A novel SVM strategy for VSI dead-time-effect reduction," in IEEE Transactions on Industry Applications, vol. 41, no. 6, pp. 1667-1674, Nov.-Dec. 2005, doi: 10.1109/TIA.2005.857472.
- [31] Y. Lin and Y. Lai, "Dead-Time Elimination of PWM-Controlled Inverter/Converter Without Separate Power Sources for Current Polarity Detection Circuit," in IEEE

- Transactions on Industrial Electronics, vol. 56, no. 6, pp. 2121-2127, June 2009, doi: 10.1109/TIE.2009.2014305.
- [32] L. Chen and F. Z. Peng, "Dead-Time Elimination for Voltage Source Inverters," in IEEE Transactions on Power Electronics, vol. 23, no. 2, pp. 574-580, March 2008, doi: 10.1109/TPEL.2007.915766.
- [33] H. Alawieh, L. Riachy, K. Arab Tehrani, Y. Azzouz and B. Dakyo, "A new dead-time effect elimination method for H-bridge inverters," IECON 2016 42nd Annual Conference of the IEEE Industrial Electronics Society, 2016, pp. 3153-3159, doi: 10.1109/IECON.2016.7793910.
- [34] Y. Wang, Q. Gao and X. Cai, "Mixed PWM for Dead-Time Elimination and Compensation in a Grid-Tied Inverter," in IEEE Transactions on Industrial Electronics, vol. 58, no. 10, pp. 4797-4803, Oct. 2011, doi: 10.1109/TIE.2011.2112313.
- [35] Z. Xin, F. Xiao, L. Hu, W. Wu, X. Lou and C. Guo, "A Novel Dead-Time Elimination Method for Voltage Source Multilevel Converters," in *IEEE Transactions on Power Electronics*, vol. 38, no. 2, pp. 1708-1719, Feb. 2023, doi: 10.1109/TPEL.2022.3216051.
- [36] S. -H. Han, T. -H. Jo, J. -H. Park, H. -G. Kim, T. -W. Chun and E. -C. Nho, "Dead time compensation for grid-connected PWM inverter," 8th International Conference on Power Electronics ECCE Asia, Jeju, Korea (South), 2011, pp. 876-881, doi: 10.1109/ICPE.2011.5944633.

- [37] M. Liserre, F. Blaabjerg and S. Hansen, "Design and control of an LCL-filter-based three-phase active rectifier," in IEEE Transactions on Industry Applications, vol. 41, no. 5, pp. 1281-1291, Sept.-Oct. 2005, doi: 10.1109/TIA.2005.853373.
- [38] J. R. Massing, M. Stefanello, H. A. Grundling and H. Pinheiro, "Adaptive Current Control for Grid-Connected Converters With LCL Filter," in IEEE Transactions on Industrial Electronics, vol. 59, no. 12, pp. 4681-4693, Dec. 2012, doi: 10.1109/TIE.2011.2177610.
- [39] K. A. El Wahid Hamza, H. Linda and L. Cherif, "LCL filter design with passive damping for photovoltaic grid connected systems," IREC2015 The Sixth International Renewable Energy Congress, Sousse, Tunisia, 2015, pp. 1-4, doi: 10.1109/IREC.2015.7110945.
- [40] P. Cortes, G. Ortiz, J. I. Yuz, J. Rodriguez, S. Vazquez and L. G. Franquelo, "Model Predictive Control of an Inverter With Output LC Filter for UPS Applications," in IEEE Transactions on Industrial Electronics, vol. 56, no. 6, pp. 1875-1883, June 2009, doi: 10.1109/TIE.2009.2015750.
- [41] H. Kim and S. -K. Sul, "Analysis on output LC filters for PWM inverters," 2009 IEEE 6th International Power Electronics and Motion Control Conference, Wuhan, China, 2009, pp. 384-389, doi: 10.1109/IPEMC.2009.5157417.
- [42] B. Bolsens, K. D. Brabandere, J. V. Den Keybus, J. Driesen and R. Belmans, "Model-based generation of low distortion currents in grid-coupled PWM-inverters using an LCL output filter," in IEEE Transactions on Power Electronics, vol. 21, no. 4, pp. 1032-1040, July 2006, doi: 10.1109/TPEL.2006.876840.

- [43] U. P. Yagnik and M. D. Solanki, "Comparison of L, LC & LCL filter for grid connected converter," 2017 International Conference on Trends in Electronics and Informatics (ICEI), Tirunelveli, India, 2017, pp. 455-458, doi: 10.1109/ICOEI.2017.8300968.
- [44] C. Nardi, C. M. O. Stein, E. G. Carati, J. P. Costa and R. Cardoso, "A methodology of LCL filter design for grid-tied power converters," 2015 IEEE 13th Brazilian Power Electronics Conference and 1st Southern Power Electronics Conference (COBEP/SPEC), Fortaleza, Brazil, 2015, pp. 1-5, doi: 10.1109/COBEP.2015.7420101.
- [45] S. Sen, K. Yenduri and P. Sensarma, "Step-by-step design and control of LCL filter based three phase grid-connected inverter," 2014 IEEE International Conference on Industrial Technology (ICIT), Busan, Korea (South), 2014, pp. 503-508, doi: 10.1109/ICIT.2014.6894991.
- [46] M. Ben Saïd-Romdhane, M.W. Naouar, I. Slama. Belkhodja, E. Monmasson, "Simple and systematic LCL filter design for three-phase grid-connected power converters," Mathematics and Computers in Simulation, Volume 130, 2016, Pages 181-193, ISSN 0378-4754, doi.org/10.1016/j.matcom.2015.09.011.
- [47] Zhiding Wu and M. Aldeen, "Optimal design method of passive LCL filters for grid-connected inverters," 2016 IEEE PES Asia-Pacific Power and Energy Engineering Conference (APPEEC), Xi'an, China, 2016, pp. 237-242, doi: 10.1109/APPEEC.2016.7779504.

- [48] Said-Romdhane, Marwa Ben, Mohamed Wissem Naouar, Ilhem Slama Belkhodja, and Eric Monmasson. 2017. "An Improved LCL Filter Design in Order to Ensure Stability without Damping and Despite Large Grid Impedance Variations" *Energies* 10, no. 3: 336. https://doi.org/10.3390/en10030336
- [49] Camilo C. Gomes, Allan F. Cupertino, Heverton A. Pereira, "Damping techniques for grid-connected voltage source converters based on LCL filter: An overview," Renewable and Sustainable Energy Reviews, Volume 81, Part 1, 2018, Pages 116-135, ISSN 1364-0321, https://doi.org/10.1016/j.rser.2017.07.050.
- [50] "IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems," in IEEE Std 519-2014 (Revision of IEEE Std 519-1992), vol., no., pp.1-29, 11 June 2014, doi: 10.1109/IEEESTD.2014.6826459.
- [51] R. Peña-Alzola, M. Liserre, F. Blaabjerg, M. Ordonez and Y. Yang, "LCL-Filter Design for Robust Active Damping in Grid-Connected Converters," in *IEEE Transactions on Industrial Informatics*, vol. 10, no. 4, pp. 2192-2203, Nov. 2014, doi: 10.1109/TII.2014.2361604.
- [52] J. Dannehl, C. Wessels and F. W. Fuchs, "Limitations of Voltage-Oriented PI Current Control of Grid-Connected PWM Rectifiers With LCL Filters," in *IEEE Transactions on Industrial Electronics*, vol. 56, no. 2, pp. 380-388, Feb. 2009, doi: 10.1109/TIE.2008.2008774.
- [53] Büyük, M. et al. (2016) 'Topologies, generalized designs, passive and active damping methods of switching ripple filters for voltage source inverter: A

- comprehensive review', *Renewable & sustainable energy reviews*, 62, pp. 46–69. doi: 10.1016/j.rser.2016.04.006.
- [54] J. Sharma, T. Varma and D. Boolchandani, "A brief review of the various phase-frequency detector architectures," 2021 IEEE International Symposium on Smart Electronic Systems (iSES), Jaipur, India, 2021, pp. 74-78, doi: 10.1109/iSES52644.2021.00028.
- [55] H. O. Johansson, "A simple precharged CMOS phase frequency detector," in *IEEE Journal of Solid-State Circuits*, vol. 33, no. 2, pp. 295-299, Feb. 1998, doi: 10.1109/4.658634
- [56] M. Mansuri, D. Liu and C. . -K. K. Yang, "Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops," in *IEEE Journal of Solid-State Circuits*, vol. 37, no. 10, pp. 1331-1334, Oct. 2002, doi: 10.1109/JSSC.2002.803048.
- [57] S. K. Garg and B. Singh, "A novel design of an efficient Low Power Phase Frequency Detector for Delay Locked Loop," 2016 IEEE 1st International Conference on Power Electronics, Intelligent Control and Energy Systems (ICPEICES), Delhi, India, 2016, pp. 1-4, doi: 10.1109/ICPEICES.2016.7853318.
- [58] L. Zheng, H. Geng and G. Yang, "Fast and Robust Phase Estimation Algorithm for Heavily Distorted Grid Conditions," in IEEE Transactions on Industrial Electronics, vol. 63, no. 11, pp. 6845-6855, Nov. 2016, doi: 10.1109/TIE.2016.2585078.
- [59] M. Ramezani, S. Golestan, S. Li and J. M. Guerrero, "A Simple Approach to

- Enhance the Performance of Complex-Coefficient Filter-Based PLL in Grid-Connected Applications," in IEEE Transactions on Industrial Electronics, vol. 65, no. 6, pp. 5081-5085, June 2018, doi: 10.1109/TIE.2017.2772164.
- [60] C. Subramanian and R. Kanagaraj, "Rapid Tracking of Grid Variables Using Prefiltered Synchronous Reference Frame PLL," in IEEE Transactions on Instrumentation and Measurement, vol. 64, no. 7, pp. 1826-1836, July 2015, doi: 10.1109/TIM.2014.2366275.
- [61] S. Golestan, J. M. Guerrero and J. C. Vasquez, "Three-Phase PLLs: A Review of Recent Advances," in IEEE Transactions on Power Electronics, vol. 32, no. 3, pp. 1894-1907, March 2017, doi: 10.1109/TPEL.2016.2565642.
- [62] S. Golestan and J. M. Guerrero, "Conventional Synchronous Reference Frame Phase-Locked Loop is an Adaptive Complex Filter," in IEEE Transactions on Industrial Electronics, vol. 62, no. 3, pp. 1679-1682, March 2015, doi: 10.1109/TIE.2014.2341594.
- [63] P. Kanjiya, V. Khadkikar and M. S. E. Moursi, "Obtaining Performance of Type-3 Phase-Locked Loop Without Compromising the Benefits of Type-2 Control System," in IEEE Transactions on Power Electronics, vol. 33, no. 2, pp. 1788-1796, Feb. 2018, doi: 10.1109/TPEL.2017.2686440.
- [64] B. Liu, F. Zhuo, Y. Zhu, H. Yi and F. Wang, "A Three-Phase PLL Algorithm Based on Signal Reforming Under Distorted Grid Conditions," in IEEE Transactions on Power Electronics, vol. 30, no. 9, pp. 5272-5283, Sept. 2015, doi: 10.1109/TPEL.2014.2366104.

- [65] S. Sahoo, S. Prakash and S. Mishra, "Power Quality Improvement of Grid-Connected DC Microgrids Using Repetitive Learning-Based PLL Under Abnormal Grid Conditions," in IEEE Transactions on Industry Applications, vol. 54, no. 1, pp. 82-90, Jan.-Feb. 2018, doi: 10.1109/TIA.2017.2756866.
- [66] F. Hans, W. Schumacher and L. Harnefors, "Small-Signal Modeling of Three-Phase Synchronous Reference Frame Phase-Locked Loops," in IEEE Transactions on Power Electronics, vol. 33, no. 7, pp. 5556-5560, July 2018, doi: 10.1109/TPEL.2017.2783189.
- [67] M. S. Reza, F. Sadeque, M. M. Hossain, A. M. Y. M. Ghias and V. G. Agelidis, "Three-Phase PLL for Grid-Connected Power Converters Under Both Amplitude and Phase Unbalanced Conditions," in IEEE Transactions on Industrial Electronics, vol. 66, no. 11, pp. 8881-8891, Nov. 2019, doi: 10.1109/TIE.2019.2893857.
- [68] X. Guo, W. Wu and Z. Chen, "Multiple-Complex Coefficient-Filter-Based Phase-Locked Loop and Synchronization Technique for Three-Phase Grid-Interfaced Converters in Distributed Utility Networks," in IEEE Transactions on Industrial Electronics, vol. 58, no. 4, pp. 1194-1204, April 2011, doi: 10.1109/TIE.2010.2041738.
- [69] F. Blaabjerg, R. Teodorescu, M. Liserre and A. V. Timbus, "Overview of Control and Grid Synchronization for Distributed Power Generation Systems," in IEEE Transactions on Industrial Electronics, vol. 53, no. 5, pp. 1398-1409, Oct. 2006, doi: 10.1109/TIE.2006.881997.
- [70] S. Golestan, M. Ramezani, J. M. Guerrero and M. Monfared, "dq-Frame Cascaded

- Delayed Signal Cancellation- Based PLL: Analysis, Design, and Comparison With Moving Average Filter-Based PLL," in IEEE Transactions on Power Electronics, vol. 30, no. 3, pp. 1618-1632, March 2015, doi: 10.1109/TPEL.2014.2315872.
- [71] R. R. Behera and A. N. Thakur, "An overview of various grid synchronization techniques for single-phase grid integration of renewable distributed power generation systems," 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT), Chennai, India, 2016, pp. 2876-2880, doi: 10.1109/ICEEOT.2016.7755223.
- [72] Y. Han, M. Luo, X. Zhao, J. M. Guerrero and L. Xu, "Comparative Performance Evaluation of Orthogonal-Signal-Generators-Based Single-Phase PLL Algorithms—A Survey," in IEEE Transactions on Power Electronics, vol. 31, no. 5, pp. 3932-3944, May 2016, doi: 10.1109/TPEL.2015.2466631.
- [73] H. Qian, J. Xu and S. Xie, "Power-Based Phase-Locked Loops for Single-Phase Applications—A Survey," 2020 15th IEEE Conference on Industrial Electronics and Applications (ICIEA), Kristiansand, Norway, 2020, pp. 699-703, doi: 10.1109/ICIEA48937.2020.9248358.
- [74] S. A. Oliveira da Silva, R. Novochadlo and R. A. Modesto, "Single-phase PLL structure using modified p-q theory for utility connected systems," 2008 IEEE Power Electronics Specialists Conference, Rhodes, Greece, 2008, pp. 4706-4711, doi: 10.1109/PESC.2008.4592712.
- [75] L. G. Barbosa Rolim, D. Rodrigues da Costa and M. Aredes, "Analysis and Software Implementation of a Robust Synchronizing PLL Circuit Based on the pq

- Theory," in IEEE Transactions on Industrial Electronics, vol. 53, no. 6, pp. 1919-1926, Dec. 2006, doi: 10.1109/TIE.2006.885483.
- [76] T. Thacker, D. Boroyevich, R. Burgos and F. Wang, "Phase-Locked Loop Noise Reduction via Phase Detector Implementation for Single-Phase Systems," in IEEE Transactions on Industrial Electronics, vol. 58, no. 6, pp. 2482-2490, June 2011, doi: 10.1109/TIE.2010.2069070.
- [77] M. Ciobotaru, R. Teodorescu and F. Blaabjerg, "A new single-phase PLL structure based on second order generalized integrator," 2006 37th IEEE Power Electronics Specialists Conference, Jeju, Korea (South), 2006, pp. 1-6, doi: 10.1109/pesc.2006.1711988.
- [78] H. yang, L. Sheng-Ge and Q. Feng-Sun, "Design of Single-Phase Digital Phase Locked Loop Based on MVF-QSG," 2019 Chinese Control And Decision Conference (CCDC), Nanchang, China, 2019, pp. 5354-5359, doi: 10.1109/CCDC.2019.8833237.
- [79] S. Shinnaka, "A Robust Single-Phase PLL System With Stable and Fast Tracking," in IEEE Transactions on Industry Applications, vol. 44, no. 2, pp. 624-633, Marchapril 2008, doi: 10.1109/TIA.2008.916750.
- [80] Ogata, K. (2010). Ingeniería de control moderna (5a ed.). Pearson Educación.
- [81] Yuji Yamakawa, Yohei Okada, Takanori Yamazaki, Shigeru Kurosu, "Tuning Method of PI Controller with Desired Damping Coefficient for a First-order Lag Plus Deadtime System," IFAC Proceedings Volumes, Volume 45, Issue 3, 2012, Pages 578-582, doi: 10.3182/20120328-3-IT-3014.00098.

- [82] Syed Zaigham Abbas, "Simulation, Implementation and Testing of Three-phase Controlled Power Inverter Behavior," Masters thesis in Electrical Engineering, Universitat Politècnica de Catalunya, February 2016.
- [83] L. Harnefors and H.-P. Nee, "Model-based current control of AC machines using the internal model control method," in *IEEE Transactions on Industry Applications*, vol. 34, no. 1, pp. 133-141, Jan.-Feb. 1998, doi: 10.1109/28.658735.
- [84] C. Zou, B. Liu, S. Duan and R. Li, "Stationary Frame Equivalent Model of Proportional-Integral Controller in dq Synchronous Frame," in IEEE Transactions on Power Electronics, vol. 29, no. 9, pp. 4461-4465, Sept. 2014, doi: 10.1109/TPEL.2013.2296789.
- [85] C. R. D. Osório, G. G. Koch, H. Pinheiro, R. C. L. F. Oliveira and V. F. Montagner, "Robust Current Control of Grid-Tied Inverters Affected by LCL Filter Soft-Saturation," in IEEE Transactions on Industrial Electronics, vol. 67, no. 8, pp. 6550-6561, Aug. 2020, doi: 10.1109/TIE.2019.2938474
- [86] B. Bahrani, S. Kenzelmann and A. Rufer, "Multivariable-PI-Based dq Current Control of Voltage Source Converters With Superior Axis Decoupling Capability," in IEEE Transactions on Industrial Electronics, vol. 58, no. 7, pp. 3016-3026, July 2011, doi: 10.1109/TIE.2010.2070776.
- [87] M. Alqatamin, J. Latham, Z. T. Smith, B. M. Grainger and M. L. McIntyre, "Current Control of a Three-Phase, Grid-Connected Inverter in the Presence of Unknown Grid Parameters Without a Phase-Locked Loop," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 9, no. 3, pp. 3127-3136,

- June 2021, doi: 10.1109/JESTPE.2020.3001153.
- [88] Cheng, C. et al. (2022) 'Nonlinear Modeling and Global Stability Condition of Single-Phase Grid-Tied Inverter Considering SRF-PLL and Duty-Cycle Saturation', *IEEE transactions on industrial electronics* (1982), 69(7), pp. 6973–6983. doi: 10.1109/TIE.2021.3102484.
- [89] A. M. Mnider, D. J. Atkinson, M. Dahidah and M. Armstrong, "A simplified DQ controller for single-phase grid-connected PV inverters," 2016 7th International Renewable Energy Congress (IREC), Hammamet, Tunisia, 2016, pp. 1-6, doi: 10.1109/IREC.2016.7478941.
- [90] Guo, X. Q., & Wu, W. Y. (2010). Improved current regulation of three-phase grid-connected voltage-source inverters for distributed generation systems. *IET Renewable Power Generation*, 4(2), 101-115. Retrieved from https://www.proquest.com/scholarly-journals/improved-current-regulation-three-phase-grid/docview/1642381522/se-2
- [91] L. T. Martins, M. Stefanello, H. Pinheiro and R. P. Vieira, "Current Control of Grid-Tied LCL-VSI With a Sliding Mode Controller in a Multiloop Approach," in IEEE Transactions on Power Electronics, vol. 34, no. 12, pp. 12356-12367, Dec. 2019, doi: 10.1109/TPEL.2019.2905717.
- [92] Qingrong Zeng and Liuchen Chang, "Improved Current Controller Based on SVPWM for Three-phase Grid-connected Voltage Source Inverters," 2005 IEEE 36th Power Electronics Specialists Conference, Dresden, Germany, 2005, pp. 2912-2917, doi: 10.1109/PESC.2005.1582047.

- [93] Lai, N.B.; Kim, K.-H. An Improved Current Control Strategy for a Grid-Connected Inverter under Distorted Grid Conditions. *Energies* 2016, *9*, 190. https://doi.org/10.3390/en9030190
- [94] Pastor, Marek & Jaroslav, Dudrik. (2012). Grid-tied 15-level Cascade Inverter with Predictive Current Control. Electronics and Electrical Engineering. 18. 10.5755/j01.eee.18.9.2798.
- [95] Iman-Eini, H., Bacha, S. and Frey, D. (2018), Improved control algorithm for grid-connected cascaded H-bridge photovoltaic inverters under asymmetric operating conditions. IET Power Electronics, 11: 407-415. https://doi.org/10.1049/iet-pel.2016.0983
- [96] S. Zhou, J. Liu, L. Zhou and H. She, "Cross-coupling and decoupling techniques in the current control of grid-connected voltage source converter," 2015 IEEE Applied Power Electronics Conference and Exposition (APEC), Charlotte, NC, USA, 2015, pp. 2821-2827, doi: 10.1109/APEC.2015.7104750.
- [97] Liu, H. *et al.* (2019) 'Multiple Decoupling Current Control Strategies for LCL Type Grid-Connected Converters Based on Complex Vectors under Low Switching Frequencies', *JOURNAL OF POWER ELECTRONICS*, 19(4), pp. 1034–1044. doi: 10.6113/JPE.2019.19.4.1034.
- [98] Yepes, A. G. *et al.* (2014) 'Evaluation of Techniques for Cross-Coupling Decoupling Between Orthogonal Axes in Double Synchronous Reference Frame Current Control', *IEEE transactions on industrial electronics* (1982), 61(7), pp. 3527–3531. doi: 10.1109/TIE.2013.2281160.

- [99] Jeong, Hae-Gwang, Gwang-Seob Kim, and Kyo-Beum Lee. 2013. "Second-Order Harmonic Reduction Technique for Photovoltaic Power Conditioning Systems Using a Proportional-Resonant Controller" *Energies* 6, no. 1: 79-96. https://doi.org/10.3390/en6010079
- [100] Teodorescu, R. *et al.* (2006) 'Proportional-resonant controllers and filters for grid-connected voltage-source converters', *IEE proceedings. Electric power applications*, 153(5), pp. 750–762. doi: 10.1049/ip-epa:20060008.
- [101] Teodorescu, R. *et al.* (2006) 'Proportional-resonant controllers and filters for grid-connected voltage-source converters', *IEE proceedings. Electric power applications*, 153(5), pp. 750–762. doi: 10.1049/ip-epa:20060008.
- [102] A. Vidal et al., "Assessment and Optimization of the Transient Response of Proportional-Resonant Current Controllers for Distributed Power Generation Systems," in IEEE Transactions on Industrial Electronics, vol. 60, no. 4, pp. 1367-1383, April 2013, doi: 10.1109/TIE.2012.2188257.
- [103] H. Cha, T. -K. Vu and J. -E. Kim, "Design and control of Proportional-Resonant controller based Photovoltaic power conditioning system," 2009 IEEE Energy Conversion Congress and Exposition, San Jose, CA, USA, 2009, pp. 2198-2205, doi: 10.1109/ECCE.2009.5316374.
- [104] Jan, M. U. *et al.* (2021) 'Frequency Regulation of an Isolated Microgrid With Electric Vehicles and Energy Storage System Integration Using Adaptive and Model Predictive Controllers', *IEEE access*, 9, pp. 14958–14970. doi: 10.1109/ACCESS.2021.3052797.

- [105] G. Shen, X. Zhu, J. Zhang and D. Xu, "A New Feedback Method for PR Current Control of LCL-Filter-Based Grid-Connected Inverter," in IEEE Transactions on Industrial Electronics, vol. 57, no. 6, pp. 2033-2041, June 2010, doi: 10.1109/TIE.2010.2040552.
- [106] Wu Yanfeng, Shang Rongyan, Guo Xinhua, Li Yan and Yu Hua, "The comparative analysis of PI controller with PR controller for the single-phase 4-quadrant rectifier," 2014 IEEE Conference and Expo Transportation Electrification Asia-Pacific (ITEC Asia-Pacific), Beijing, China, 2014, pp. 1-5, doi: 10.1109/ITEC-AP.2014.6941089.
- [107] Raj, J. S. C. M. and Jeyakumar, A. E. (2014) 'A Novel Maximum Power Point

 Tracking Technique for Photovoltaic Module Based on Power Plane Analysis of

 I- V Characteristics', *IEEE transactions on industrial electronics* (1982), 61(9), pp.

 4734–4745. doi: 10.1109/TIE.2013.2290776.
- [108] Vitelli, M. (2014) 'On the necessity of joint adoption of both Distributed Maximum Power Point Tracking and Central Maximum Power Point Tracking in PV systems', *Progress in photovoltaics*, 22(3), pp. 283–299. doi: 10.1002/pip.2256.
- [109] Lashab, A. *et al.* (2018) 'Discrete Model-Predictive-Control-Based Maximum

 Power Point Tracking for PV Systems: Overview and Evaluation', *IEEE transactions on power electronics*, 33(8), pp. 7273–7287. doi: 10.1109/TPEL.2017.2764321.

- [110] Sera, D. *et al.* (2013) 'On the Perturb-and-Observe and Incremental Conductance MPPT Methods for PV Systems', *IEEE journal of photovoltaics*, 3(3), pp. 1070–1078. doi: 10.1109/JPHOTOV.2013.2261118.
- [111] Elgendy, M. A., Zahawi, B. and Atkinson, D. J. (2015) 'Operating Characteristics of the P&O Algorithm at High Perturbation Frequencies for Standalone PV Systems', *IEEE transactions on energy conversion*, 30(1), pp. 189–198. doi: 10.1109/TEC.2014.2331391.
- [112] Mahmoud, Y., Abdelwahed, M. and El-Saadany, E. F. (2016) 'An Enhanced MPPT Method Combining Model-Based and Heuristic Techniques', *IEEE transactions on sustainable energy*, 7(2), pp. 576–585. doi: 10.1109/TSTE.2015.2504504.
- [113] Kerekes, T., Teodorescu, R. and Liserre, M. (2008) 'Common mode voltage in case of transformerless PV inverters connected to the grid', in 2008 IEEE International Symposium on Industrial Electronics. IEEE, pp. 2390–2395. doi: 10.1109/ISIE.2008.4677236.
- [114] Lin Ma, Fen Tang, Fei Zhou, Xinmin Jin and Yibin Tong, "Leakage current analysis of a single-phase transformer-less PV inverter connected to the grid," 2008 IEEE International Conference on Sustainable Energy Technologies, Singapore, 2008, pp. 285-289, doi: 10.1109/ICSET.2008.4747018.
- [115] H. Xiao and S. Xie, "Leakage Current Analytical Model and Application in Single-Phase Transformerless Photovoltaic Grid-Connected Inverter," in IEEE

- Transactions on Electromagnetic Compatibility, vol. 52, no. 4, pp. 902-913, Nov. 2010, doi: 10.1109/TEMC.2010.2064169.
- [116] W. Chen, X. Yang, W. Zhang and X. Song, "Leakage Current Calculation for PV Inverter System Based on a Parasitic Capacitor Model," in IEEE Transactions on Power Electronics, vol. 31, no. 12, pp. 8205-8217, Dec. 2016, doi: 10.1109/TPEL.2016.2517740.
- [117] Gubía, E. *et al.* (2007) 'Ground currents in single-phase transformerless photovoltaic systems', *Progress in photovoltaics*, 15(7), pp. 629–650. doi: 10.1002/pip.761.
- [118] S. Jiang, Y. Liu, Z. Mei, J. Peng and C. -M. Lai, "A Magnetic Integrated LCL–EMI Filter for a Single-Phase SiC-MOSFET Grid-Connected Inverter," in IEEE Journal of Emerging and Selected Topics in Power Electronics, vol. 8, no. 1, pp. 601-617, March 2020, doi: 10.1109/JESTPE.2019.2937816.
- [119] D. Venkatramanan and V. John, "A Modified Common-Mode Filter with Enhanced Attenuation Performance in Single-Phase Grid-Tied Solar PV Inverters," 2020 IEEE International Conference on Power Electronics, Smart Grid and Renewable Energy (PESGRE2020), Cochin, India, 2020, pp. 1-6, doi: 10.1109/PESGRE45664.2020.9070514.
- [120] G. Buticchi, D. Barater, E. Lorenzani and A. Salati, "Active common-mode filter for photovoltaic transformerless inverters," IECON 2012 - 38th Annual Conference on IEEE Industrial Electronics Society, Montreal, QC, Canada, 2012, pp. 5702-5707, doi: 10.1109/IECON.2012.6389053.

- [121] R. Lai, Y. Maillet, F. Wang, S. Wang, R. Burgos and D. Boroyevich, "An Integrated EMI Choke for Differential-Mode and Common-Mode Noise Suppression," in IEEE Transactions on Power Electronics, vol. 25, no. 3, pp. 539-544, March 2010, doi: 10.1109/TPEL.2009.2030803.
- [122] H. Hizarci, U. Pekperlak and U. Arifoglu, "Conducted Emission Suppression Using an EMI Filter for Grid-Tied Three-Phase/Level T-Type Solar Inverter," in IEEE Access, vol. 9, pp. 67417-67431, 2021, doi: 10.1109/ACCESS.2021.3077380.
- [123] Subramaniam, U.; Bhaskar, S.M.; J.Almakhles, D.; Padmanaban, S.; Leonowicz, Z. Investigations on EMI Mitigation Techniques: Intent to Reduce Grid-Tied PV Inverter Common Mode Current and Voltage. *Energies* 2019, *12*, 3395. https://doi.org/10.3390/en12173395
- [124] P. S. Gotekar, S. P. Muley, D. P. Kothari and B. S. Umre, "Comparison of full bridge bipolar, H5, H6 and HERIC inverter for single phase photovoltaic systems a review," 2015 Annual IEEE India Conference (INDICON), New Delhi, India, 2015, pp. 1-6, doi: 10.1109/INDICON.2015.7443837.
- [125] Guzmán, Gerardo & Martinez Rodriguez, Panfilo & Escobar, Gerardo & Sosa, Jose & Martinez Mendez, Rigoberto. (2016). A PWM method for single-phase cascade multilevel inverters to reduce leakage ground current in transformerless PV systems. International Transactions on Electrical Energy Systems. 26. n/a-n/a. 10.1002/etep.2208.

- [126] Chiragsinh M. Raj ,Mr.Hitesh Lade, "AN OVERVIEW OF 1-PHASE TRANSFORMERLESS HERIC INVERTER TOPOLOGY FOR STANDALONE SYSTEM" International Journal of Advance Engineering and Research Development (IJAERD) Volume 3, Issue 12, December -2016, e-ISSN: 2348 -4470, print-ISSN: 2348-6406.
- [127] F. Wang, Z. Li, H. T. Do and D. Zhang, "A Modified Phase Disposition Pulse Width Modulation to Suppress the Leakage Current for the Transformerless Cascaded H-Bridge Inverters," in IEEE Transactions on Industrial Electronics, vol. 65, no. 2, pp. 1281-1289, Feb. 2018, doi: 10.1109/TIE.2017.2733488.
- [128] G. Buticchi, D. Barater, E. Lorenzani, C. Concari and G. Franceschini, "A Nine-Level Grid-Connected Converter Topology for Single-Phase Transformerless PV Systems," in IEEE Transactions on Industrial Electronics, vol. 61, no. 8, pp. 3951-3960, Aug. 2014, doi: 10.1109/TIE.2013.2286562.
- [129] Y. Zhou and H. Li, "Analysis and Suppression of Leakage Current in Cascaded-Multilevel-Inverter-Based PV Systems," in IEEE Transactions on Power Electronics, vol. 29, no. 10, pp. 5265-5277, Oct. 2014, doi: 10.1109/TPEL.2013.2289939.
- [130] S. Kouro, J. I. Leon, D. Vinnikov and L. G. Franquelo, "Grid-Connected Photovoltaic Systems: An Overview of Recent Research and Emerging PV Converter Technology," in IEEE Industrial Electronics Magazine, vol. 9, no. 1, pp. 47-61, March 2015, doi: 10.1109/MIE.2014.2376976.

- [131] I. Gunsal, D. A. Stone and M. P. Foster, "Suppressing Leakage Current for Cascaded H-Bridge Inverters in Renewable Energy and Storage Systems," in IEEE Transactions on Industrial Electronics, vol. 68, no. 11, pp. 11035-11043, Nov. 2021, doi: 10.1109/TIE.2020.3031524.
- [132] Infineon, "Single-channel isolated gate driver ICs in 150 mil DSO package," EiceDRIVERTM 1EDBx275F, 08/11/2021.
- [133] International IR Rectifier, "Application Note AN-978," AN-978 RevD, March 2007.