Symbolic Object Code Analysis

Model Checking Pointer Safety in Compiled Programs

Jan Tobias Mühlberg
muehlber@cs.york.ac.uk

Ph.D. Thesis
This thesis is submitted in partial fulfilment of the requirements for the degree of Doctor of Philosophy.

The University of York
Programming Languages and Systems Group
Department of Computer Science
United Kingdom

30th September 2009
Supervisors: Gerald Lüttgen and Richard Paige
Examiners: Jim Woodcock and Daniel Kroening
Abstract

This thesis introduces a novel technique for the automated analysis of compiled programs, which is focused on, but not restricted to, pointer safety properties. Our approach, which we refer to as Symbolic Object Code Analysis (SOCA), employs bounded symbolic execution, and uses an SMT solver as execution and verification engine. Analysing the object code enables us to bypass limitations of other software model checkers with respect to the accepted input language, so that analysing code sections written in inline assembly does not represent a barrier for us. Our technique is especially designed for programs employing complex heap-allocated data structures and provides full counterexample paths for each error found. In contrast to other verification techniques, our approach requires only a bare minimum of manual modelling efforts. While generating counterexamples is often impossible for static analysis techniques due to precision loss in join and widening operations, traditional model checking requires the manual construction of models or the use of techniques such as predicate abstraction which do not work well in the presence of heap-allocated data structures. Hence, symbolic execution is our method of choice over static analysis and model checking.

We also present the SOCA Verifier as a prototypical implementation of our technique. We show that the SOCA Verifier performs competitively with state-of-the-art software model checkers with respect to error detection and false positive rates. Despite only employing path-sensitive and heap-aware program slicing, the SOCA Verifier is further shown to scale well in an extensive evaluation using 250 Linux device drivers. An in-depth case study on the Linux Virtual File System illustrates that the SOCA technique can be applied to verify program properties beyond pointer safety. Our evaluation testifies SOCA’s suitability as an effective and efficient bug-finding tool.
Extended Abstract

A major challenge in validating and verifying complex software systems lies in the proper analysis of pointer operations: if a program dereferences a pointer pointing to an invalid memory cell, the program may either crash or behave in an undefined way. Writing software that is free of such errors is difficult since many pointer safety problems result in program crashes at later points in program execution. Hence, the statement causing a memory corruption may not be easily identifiable using conventional testing techniques. On the other hand, automated means of program analysis and program verification either do not cover pointer safety or are often not applicable due to limitations regarding the programming language a program to be analysed may be written in.

A major disadvantage of today’s software verification tools, regarding the ability to correctly handle pointer operations, results from the tools being restricted to the analysis of the source code of a given program. Source-code-based tools usually ignore powerful programming constructs such as pointer arithmetic, pointer aliasing, function pointers and computed jumps. Furthermore, they suffer from not being able to consider the effects of program components that are not available in the desired form of source code. Functions linked from libraries and the use of multiple programming languages including inlined assembly code are common examples to this. In addition, many pointer safety problems exist because of platform-specific and compiler-specific details such as memory layout, padding between structure fields and offsets.

In this thesis we introduce a novel technique for the automated analysis of compiled programs, which is focused on, but not restricted to, pointer safety properties. Our approach, which we refer to as Symbolic Object Code Analysis (SOCA), employs bounded symbolic execution, and uses an SMT solver as execution and verification engine. Analysing the object code enables us to bypass limitations of other software model checkers with respect to the accepted input language, so that analysing code sections written in inline assembly does not represent a barrier for us. Our technique is especially designed for programs employing complex heap-allocated data structures and provides full counterexample paths for each error found. In differ-
ence to other verification techniques, our approach requires only a bare minimum of manual modelling efforts, namely the abstract specification of a program’s execution context that symbolically specifies input and initial heap content. While generating counterexamples is often impossible for static analysis techniques due to precision loss in join and widening operations, traditional model checking requires the manual construction of models or the use of techniques such as predicate abstraction which do not work well in the presence of heap-allocated data structures. Hence, symbolic execution is our method of choice over static analysis and model checking.

The thesis also introduces the SOCA Verifier as a prototypical implementation of our technique. Using the Verisec benchmark suite we show that the SOCA Verifier performs competitively with state-of-the-art software model checkers in respect to error detection and false positive rates. Despite only employing path-sensitive and heap-aware program slicing, the SOCA Verifier is further shown to scale well in an extensive evaluation using 250 Linux device drivers. In an in-depth case study on the Linux Virtual File System implementation we illustrate that the SOCA technique can be applied to verify program properties beyond pointer safety. Our evaluation testifies SOCA’s suitability as an effective and efficient bug-finding tool during the development of operating system components.
Contents

Abstract 1
Extended Abstract 2
Contents 4
List of Tables 6
List of Figures 7
Acknowledgements 8
Author’s Declaration 9
1 Introduction 11
   1.1 Defects in Operating Systems 12
   1.2 This Thesis 13
2 Background and Related Work 16
   2.1 Common Defects in Operating Systems 16
   2.2 Finding Bugs in Device Drivers 18
      2.2.1 Runtime analysis 18
   2.3 Static Analysis and
      Software Model Checking 19
         2.3.1 Analysing Pointer Programs 19
         2.3.2 Aliasing 21
         2.3.3 Abstraction and Partial Order Techniques 22
         2.3.4 Software Model Checking 24
         2.3.5 Object Code Verification vs.
            Source Code Verification 28
3 Evaluation of Existing Software Model Checkers 30
   3.1 Checking Memory Safety with BLAST 32
      3.1.1 The I2O Use-After-Free Error 33
      3.1.2 Verification With a Temporal Safety Specification 34
      3.1.3 Verification Without a Temporal Safety Specification 37
      3.1.4 BLAST and Pointers 38
# List of Tables

2.1 Results of an empirical study of operating system errors [Chou et al., 2001] ........................................... 17

3.1 Result summary for memory safety properties ........................................... 40

3.2 Result summary for locking properties ........................................... 43

4.1 Detection rate $R(d)$, false positive rate $R(f)$ and discrimination rate $R(\neg f|d)$ for SatAbs, LoopFrog and SOCA ........................................... 75

4.2 Performance statistics for the Verisec suite ........................................... 77

4.3 Performance statistics for the Kernel modules ........................................... 80

5.1 Experimental Results I: Code statistics by VFS function analysed ........................................... 87

5.2 Experimental Results II: SOCA Verifier statistics ........................................... 87

5.3 Experimental Results III: Yices statistics ........................................... 88

5.4 Experimental Results IV: Evaluating the effectiveness of SOCA ........................................... 92
# List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1</td>
<td>Extract of <code>drivers/message/i2o/pci.c</code></td>
<td>33</td>
</tr>
<tr>
<td>3.2</td>
<td>A temporal safety specification for <code>pci.c</code></td>
<td>35</td>
</tr>
<tr>
<td>3.3</td>
<td>Manual simplification of <code>pci.c</code></td>
<td>36</td>
</tr>
<tr>
<td>3.4</td>
<td>An example for pointer passing.</td>
<td>38</td>
</tr>
<tr>
<td>3.5</td>
<td>A temporal safety specification for spinlocks</td>
<td>41</td>
</tr>
<tr>
<td>3.6</td>
<td>Extract of <code>drivers/scsi/libata-scsi.c</code></td>
<td>42</td>
</tr>
<tr>
<td>4.1</td>
<td>Overview of the Linux OS kernel</td>
<td>46</td>
</tr>
<tr>
<td>4.2</td>
<td>Example for pointer aliasing in C: <code>e_loop.c</code></td>
<td>48</td>
</tr>
<tr>
<td>4.3</td>
<td>Output of the program given in Fig. 4.2 compiled with (a) gcc version</td>
<td>48</td>
</tr>
<tr>
<td>4.4</td>
<td>Excerpt of the disassembled code from Fig. 4.3 b.</td>
<td>48</td>
</tr>
<tr>
<td>4.5</td>
<td>Basic syntax of Valgrind's IR language</td>
<td>50</td>
</tr>
<tr>
<td>4.6</td>
<td>First two instructions of Fig. 4.4 and their respective IR instructions.</td>
<td>51</td>
</tr>
<tr>
<td>4.7</td>
<td>Valgrind IR: EFLAGS usage.</td>
<td>52</td>
</tr>
<tr>
<td>4.8</td>
<td>Illustration of the SOCA technique</td>
<td>62</td>
</tr>
<tr>
<td>4.9</td>
<td>Illustration of the SOCA technique</td>
<td>63</td>
</tr>
<tr>
<td>4.10</td>
<td>Illustration of the SOCA technique</td>
<td>64</td>
</tr>
<tr>
<td>4.11</td>
<td>Performance results for the Verisec suite. Left: (a) numbers of test cases verified by time. Right: (b) numbers of constraint systems solved by time.</td>
<td>73</td>
</tr>
<tr>
<td>4.12</td>
<td>Performance results for the Kernel modules. Left: (a) numbers of test cases verified by time. Right: (b) numbers of constraint systems solved by time.</td>
<td>76</td>
</tr>
<tr>
<td>5.1</td>
<td>VFS environment and data structures, where arcs denote pointers.</td>
<td>82</td>
</tr>
</tbody>
</table>
Acknowledgements

This thesis would not have been possible without the support of my supervisors, many people at the University of York, and all my friends and family members around the world. I am grateful to Gerald Lüttgen who provided assistance in numerous ways; also to Jim Woodcock who was available for discussions during the last four years, and who finally examined this thesis together with Daniel Kroening. I also thank Andy Galloway and Radu I. Siminiceanu for their contributions to our previous work on the Linux VFS and for their comments on many other parts of the research presented here. Last, but not least, I like to thank the anonymous reviewers of FMICS 2006, SBMF 2009 and VMCAI 2009 for their valuable comments on those parts of this thesis which are already published.

It is a pleasure to thank Filo, Pauline, Mandy and Bob for their help with all sorts of organisational tasks in York. My thanks also go to the technical staff of the Computer Science department who were always very helpful and provided a lot of assistance for this thesis.

I owe my deepest gratitude to Katina, Marlene, Heidrun and Wolf-Diethard, just for being there, for enduring my changing moods and for still caring about me, even when I am sometimes not in touch for weeks. Maybe longer. For cooking for me and for complaining about me being messy, for making me wake up every couple of hours at night and for still loving me.

There is a long list of people who helped me a lot to survive and to go on. First of all, there are my ex-house-mates Tanja, Mariagrazia, Gitta and Adrianne with whom I had a great time in York. My very special thanks go to Juan Perna and Nada Seva who taught me to walk on my balls and into the floor. I practice hard but I think I still did not get it quite right. Most of the other people I got to know during the past four years, and who became good friends, are somehow divided into two groups: those who walk on their balls and those who don't. They are Alexia, Anja, Angie, Anna, Berna, Christian, Eleni, Katti, Leo, Malihe, Marek, Maressa, Markus, Marta, Michelle, Pierre, Radhika, Rick, Sandra, Silvana, 2×Silvia, Srdjan, Tatjana, 2×Tom and Uli. Honestly, I would not have submitted this thesis without you dragging me away from my desk, visiting me regularly, giving me reasons to travel and telling me that there's something besides work. I hope we stay in touch and see each other from time to time.
Author’s Declaration

Parts of this thesis have been previously published in:


This thesis has not previously been accepted in substance for any degree and is not being concurrently submitted in candidature for any degree other than Doctor of Philosophy of the University of York. This thesis is the result of my own investigations, except where otherwise stated. Other sources are acknowledged by explicit references.

I hereby give consent for my thesis, if accepted, to be made available for photocopying and for inter-library loan, and for the title and summary to be made available to outside organisations.

Signed .......................... ...........................................

Date .......................... ...........................................
Chapter 1

Introduction

During the past decades, safety and security of computer programs has become an increasingly important issue. Indeed, more and more problems arise from the high complexity of modern software systems and the difficulties of locating subtle errors in them. Common software defects such as buffer overflows and deadlocks decrease system's reliability, rendering them unusable as components of dependable systems. Frequently, these defects also have security implications.

In recent years, automated approaches to discover errors in software components via runtime checks or source code analysis have been explored. However, a major challenge in validating and verifying complex software systems remains in the thorough handling of pointer operations. While programming errors related to pointer safety – e.g. dereferencing null-pointers, buffer overflows or accessing memory that has already been deallocated – are a common source of software failures, these errors frequently remain undiscovered until they are exploited in security attacks or are found “by accident”. One reason for this is that accessing invalid pointers often results in memory corruption, which may lead to undefined behaviour or program crashes at later points in program execution. Hence, the statement causing such an error may not be easily identifiable using conventional testing techniques. However, automated means of program analysis and program verification either do not cover pointer safety or are often not applicable due to limitations regarding the programming language a program to be analysed may be written in.

Especially in the development of operating system components such as device drivers, memory safety problems have disastrous consequences. They render all application level programs relying on the operating system unsafe and give way to serious security problems. Recent literature shows that a majority of all errors found in device drivers are related to memory safety issues [Chou et al. 2001]. Despite being relatively small in size, device drivers represent an interesting challenge as they implement hardware access and are usually written in a mixture of C code and inlined assembly. This combination makes them particularly hard to test and to
analyse with currently available testing and verification tools.

A big disadvantage of today’s verification tools regarding the ability to analyse operating system components for pointer safety issues results mainly from being restricted to the analysis of a program’s source code. Source-code-based tools usually ignore powerful programming constructs such as pointer arithmetic, pointer aliasing, function pointers and computed jumps. Furthermore these tools suffer from not being able to consider the effects of program components that are not available in the desired form of source code. Functions linked from libraries and the use of multiple programming languages including inlined-assembly are a common examples for this. In addition, many memory safety problems exist because of platform-specific and compiler-specific details such as the memory-layout, padding between structure fields and offsets [Balakrishnan et al., 2008]. Thus, software model checking tools such as SLAM/SDV [Ball and Rajamani, 2001] and others assume either that the program under consideration “does not have wild pointers” [Ball et al., 2006] or, as we explain in Chapter 3 along the lines of a case study on BLAST [Henzinger et al., 2002a], perform poorly for memory safety issues. We also show that these tools usually require substantial manual simplification of the source code of a program to be analysed in order to work around unsupported language features. Hence, many available tools are hard to use by practitioners during software development.

1.1 Defects in Operating Systems

Due to their complicated task of managing a system’s physical resources, operating systems are difficult to develop and even more difficult to debug. As recent publications show, most defects causing operating systems to crash are not in the system’s kernel but in the large number of operating system extensions available [Chou et al., 2001; Swift et al., 2005]. In Windows XP, for example, 85% of reported failures are caused by errors in device drivers [Ball, 2005]. As [Chou et al., 2001] explains, the situation is similar for Linux and FreeBSD. Error rates reported for device drivers are up to seven times higher than error rates stated for the core components of these operating systems. However, errors in kernel extensions such as device drivers affect the whole operating system and hence have deep impact on the reliability of programs at application level.

There are several reasons for the high number of errors in device drivers. Firstly, a device driver is a nondeterministic reactive system. It continuously responds to different events, e.g., user requests and hardware interrupts. For these events, neither order nor time of occurrence are predictable in advance. Furthermore, operating systems are often required to provide timely responses to events. To do this, drivers
must be able to run in a preemptive operating system kernel where the driver’s normal operation may be interrupted at any time [Corbet et al. 2005].

Secondly, and as pointed out in [Ball 2005], drivers run in a highly concurrent environment provided by the operating system. This concurrency is exposed to the driver programmer, who needs to take reasonable means of resource locking in order to enable the driver to safely deal with concurrent calls of its functions. Concurrent operating systems are running in two or more simultaneous threads of control. While these threads perform sequential operations, they dynamically depend on each other and access the same physical resources, often resulting in race conditions.

Thirdly, device drivers are frequently written by developers who are less experienced in using the kernel’s interface than those who built the operating system itself [Swift et al. 2005]. As a result, driver developers tend to be unaware of side-effects of the kernel’s Application Programming Interface (API), and thereby introduce subtle errors that break the operating system’s safety and security, and that are often difficult to locate. All this renders driver development rather difficult.

The current practice of finding memory safety related bugs in device driver development is debugging and testing. However, the state-of-the-art in research on software development lies in verification techniques such as static analysis and software model checking. By having the potential of being exhaustive and fully automatic, these methods allow errors to be detected early, with reduced effort, and provide a high level of confidence in the safety of a program with respect to a given property.

1.2 This Thesis

This thesis deals with the problem of finding software defects related to pointer safety in computer programs. By the term “pointer safety” we mean that a given program does not violate basic safety rules of the involved programming interfaces by de-referencing invalid pointers, exceeding boundaries of memory structures or calling de-allocation functions in an erroneous context.

In Chapter 3 we evaluate, via case studies and from a practitioner’s point of view, the utility of the popular software model checker BLAST for revealing errors in Linux kernel code. The emphasis is on memory safety in and locking behaviour of device drivers. Our case studies show that, while BLAST’s abstraction and refinement techniques are efficient and powerful, the tool has deficiencies regarding usability and support for analysing pointers. These limitations are likely to prevent kernel developers from using BLAST.

Motivated by the case study on BLAST, we present a novel approach to identifying violations of pointer safety properties in compiled programs in Chapter 4.
Our research hypothesis is that symbolic execution of object code programs is a feasible verification technique with respect to pointer safety properties. Our technique, Symbolic Object Code Analysis (SOCA), is based on bounded path-sensitive symbolic execution of compiled and linked programs. More precisely, we translate a given program path-wise into systems of bit-vector constraint that leave the input to the program largely unspecified. The analysis has to be bounded since the total number of paths as well as the number of instructions per path is potentially infinite. In order to deal with the vast amount of instructions available in today’s CPUs, we decided to base our analysis on an intermediate representation borrowed from the Valgrind binary instrumentation framework [Nethercote and Fitzhardinge, 2004]. We employ the Yices SMT solver [Dutertre and de Moura, 2006] to check the satisfiability of the generated constraints systems. Our approach allows us to express a range of memory safety properties as simple assertions on constraint systems. In contrast to other methods for finding pointer safety violations, our technique does not employ program abstraction. The program’s input and initial heap content is initially left unspecified in order to allow the SMT solver to search for inputs that will drive the program into an error state.

For evaluating our work, we present a prototypical implementation of the SOCA technique for programs in ELF format [Tool Interface Standards (TIS) Committee, 1995] compiled for the 32-bit Intel Architecture (IA32, Intel Corporation, 2009), which we apply to the Verisec benchmark suite [Ku et al., 2007]. As we explain in Section 4.5.2, Verisec consists of 298 test cases for buffer overflow vulnerabilities taken from various open source programs. Our results show that the SOCA Verifier performs competitively with state-of-the-art software model checkers with respect to error detection and false positive rates.

We chose Linux device drivers as our application domain for large-scale evaluation of the SOCA Verifier. The Linux operating system kernel consists of a freely available, large and complex code base implementing key tasks such as process management, memory management, file system access, device control and networking for about 20 different computer architectures. It features a relatively small monolithic core of components such as the scheduler and the memory management subsystem. However, the majority of its functionality is implemented in terms of kernel modules or device drivers that can be built separately from the kernel and loaded at runtime. These modular components of the Linux kernel are responsible, for example, for making a particular physical device attached to the computer respond to a well-defined internal programming interface. Hence, user access to this device can be performed by means of standardised functions, the System Call Interface, which are independent of the particular driver or device. Kernel modules amount to roughly
two-thirds ($\approx 200$ MBytes of code) of the entire Linux kernel distribution.

We present the results of an extensive case study on applying the SOCA Verifier to 9296 functions taken from 250 device drivers compiled for IA32, which is the hardware platform for which the majority of drivers of recent Linux kernel distributions can be compiled. By being able to successfully analyse 95% of this sample of functions and revealing a total of 887 program locations at which a null-pointer may be dereferenced, our experimental results show that the SOCA Verifier scales well for that particular application domain. Our bounded symbolic analysis approach is even able to achieve exhaustiveness for 27.8% of the sample, while for the remaining functions it was possible to perform the analysis until bounds were exhausted.

In Chapter 5 we present a case study on retrospective verification of the Linux Virtual File System (VFS). Since VFS maintains dynamic data structures and is written in a mixture of C and inlined assembly, modern software model checkers cannot be applied. We demonstrate that the SOCA technique can be utilised to check for violations of API usage rules regarding commonly used locking mechanisms of the Linux kernel. Despite not considering concurrent executions of the VFS functions, we demonstrate that our technique can be applied to check program properties clearly beyond pointer safety issues. Our results show that the SOCA Verifier is capable of reliably and efficiently analysing complex operating system components such as the Linux VFS, thereby going beyond traditional testing tools and into semantic niches that current software model checkers do not reach. This testifies the SOCA Verifier’s suitability as an effective and efficient bug-finding tool during the development of operating system components.

The thesis is summarised and concluded in Chapter 6. We also outline open issues and future work in this chapter.
Chapter 2

Background and Related Work

In this chapter we outline open issues, ongoing research, techniques and tools for the analysis of computer programs. We centre on the verification and testing of pointer programs, especially operating system components, alias analysis, software model checking and abstraction techniques.

2.1 Common Defects in Operating Systems

There are a large number of commonly found operating system errors. An insightful study on this topic has been published in [Chou et al., 2001]; see Table 2.1 for a summary of its results. The authors of [Chou et al., 2001] highlight that most errors are related to problems causing either deadlock conditions or driving the system into undefined states by de-referencing invalid pointers. While problems resulting in deadlock conditions are well covered by several formal software engineering tools such as SLAM/SDV [Ball and Rajamani, 2001], an industry strength software model checker for Microsoft Windows device drivers, memory safety remains a major issue. Likewise our case study on the BLAST software verification tool (BLAST, cf. Chapter 3) comes to the result that this state-of-the-art verification toolkit does not cover pointer and memory safety in full.

Although memory safety problems have a direct impact on an operating system’s reliability, API safety rules for operating system kernels are usually described in an informal way. For example, it is stated in the Linux device driver handbook [Corbet et al., 2005, p. 61] that one “should never pass anything to kfree that was not obtained from kmalloc” since, otherwise, the system may behave in an undefined way. As a result of this, an exhaustive set of safety rules that can be used as
Background and Related Work

<table>
<thead>
<tr>
<th>% of Bugs</th>
<th>Rule checked</th>
</tr>
</thead>
<tbody>
<tr>
<td>63.1%</td>
<td><strong>Bugs related to memory safety</strong></td>
</tr>
<tr>
<td>38.1%</td>
<td>Check potentially NULL pointers returned from routines.</td>
</tr>
<tr>
<td>9.9%</td>
<td>Do not allocate large stack variables (&gt; 1K) on the fixed-size kernel stack.</td>
</tr>
<tr>
<td>6.7%</td>
<td>Do not make inconsistent assumptions about whether a pointer is NULL.</td>
</tr>
<tr>
<td>5.3%</td>
<td>Always check bounds of array indices and loop bounds derived from user data.</td>
</tr>
<tr>
<td>1.7%</td>
<td>Do not use freed memory.</td>
</tr>
<tr>
<td>1.1%</td>
<td>Do not leak memory by updating pointers with potentially NULL realloc return values.</td>
</tr>
<tr>
<td>0.3%</td>
<td>Allocate enough memory to hold the type for which you are allocating.</td>
</tr>
<tr>
<td>33.7%</td>
<td><strong>Bugs related to locking behaviour</strong></td>
</tr>
<tr>
<td>28.6%</td>
<td>To avoid deadlock, do not call blocking functions with interrupts disabled or a spinlock held.</td>
</tr>
<tr>
<td>2.6%</td>
<td>Restore disabled interrupts.</td>
</tr>
<tr>
<td>2.5%</td>
<td>Release acquired locks; do not double-acquire locks.</td>
</tr>
<tr>
<td>3.1%</td>
<td><strong>Miscellaneous bugs</strong></td>
</tr>
<tr>
<td>2.4%</td>
<td>Do not use floating point in the kernel.</td>
</tr>
<tr>
<td>0.7%</td>
<td>Do not de-reference user pointers.</td>
</tr>
</tbody>
</table>

Table 2.1: Results of an empirical study of operating system errors [Chou et al., 2001]

Properties in static program verification is hard to identify. Nevertheless, analysis techniques such as [Engler et al., 2000] have been applied to open-source operating systems, identifying hundreds of bugs related to memory safety based on restricted sets of such rules.

Correct locking of resources is another major issue causing problems in operating system code. As shown in [Chou et al., 2001], deficiencies resulting in deadlocks in the Linux and BSD kernels make up a large amount of the overall number of errors found. In the documentation explaining the API of the Linux kernel, quite strict rules about the proper use of functions to lock various resources are stated. For example, in [Corbet et al., 2005 p.121], one of the most basic rules is given as follows: “Neither semaphores nor spinlocks allow a lock holder to acquire the lock a second time; should you attempt to do so, things simply hang.” The rational for this lies in the functionality provided by spinlocks: a kernel thread holding a lock is spinning on one CPU and cannot be preempted until the lock is released. Another important rule is that any code holding a spinlock cannot relinquish the processor for anything except for serving interrupts; especially, the thread must never sleep because the lock might never be released in this case [Corbet et al., 2005 p.118].
2.2 Finding Bugs in Device Drivers

The problem of locating programming errors in device drivers is mainly addressed in testing. However, there are two main difficulties that limit a driver’s testability. As Ball et al. state in [Ball et al., 2006], these are related to the restricted observability inside operating system kernels and to the limited chances of achieving a high test coverage using traditional testing techniques. Ball et al. point out that, for example, the Windows operating system provides several different kernel-level programming interfaces, “which gives rise to many ways in which a driver can misuse these APIs”. Most of the Application Programming Interface violations do rarely result in immediate failures but leave the operating system in an inconsistent state. This may be a crash or improper behaviour at a later time, mostly without revealing the source of the error.

2.2.1 Runtime analysis

While popular runtime analysis tools that target memory safety problems are mainly available for the development of software at the application level, the large domain of operating system kernels and device drivers is rarely covered. Toolkits such as Purify [Purify, 2009] and Valgrind [Valgrind, 2009] provide debugger-like runtime environments that observe the memory access of an application program under consideration. While these tools can deal with concurrency issues and unbounded allocations, they are not meant for automatic and exhaustive code inspection: In order to find problems, the program needs to be run with a set of test cases or tested manually. This results in the fact that erroneous program behaviour may not be revealed due to a lack of coverage. Furthermore, the use of the extensive profiling support slows program execution down by a factor between 20 and 100. Also the Electric Fence [Perens, 2009] library provides an additional runtime environment by linking a program against it. Electric Fence replaces standard functions for allocation and de-allocation with customised versions that perform additional runtime checks.

On the kernel level, tools such as “kmdb” [RMDB, 2009] for Solaris or the Novell Linux Kernel Debugger [NLKD, 2008] provide an extensive analysis and testing framework for software development. As for the above tools, they are neither automatic nor exhaustive.

The major advantages of debugging tools lie in their relative efficiency and the fact that they are not operating on a program’s source code but directly on the compiled object code. Therefore, testing tools perform better for detecting faults that are closely related to the actual architecture. However, due to the lack of
exhaustiveness, results obtained from software testing are not as strong as those gained from more formal verification approaches such as software model checking [Clarke et al., 2000]. Formal verification can establish a much higher confidence in a program under consideration by assuring that a certain property holds for all possible executions.

2.3 Static Analysis and Software Model Checking

Static analysis is a powerful technique for inspecting source code for bugs. Indeed, hundreds of bugs related to memory safety and erroneous locking behaviour had been detected in Linux device drivers via an approach based on system-specific compiler extensions, known as meta-level compilation [Engler et al., 2000]. This method is implemented in the tool Coverity [Coverity, Inc.] and was used in an extensive study on operating system errors [Chou et al., 2001]. Also most of the examples for memory safety bugs in the Linux kernel analysed in our case study on BLAST (cf. Chapter 3) have previously been detected using this technique.

A further recent attempt to find bugs in operating system code is based on abstract interpretation [Cousot and Cousot, 2002] and presented in [Breuer and Pickin, 2006]. The authors checked about 700k lines of code taken from recent versions of the Linux kernel for correct locking behaviour. The paper focuses on the kernel’s spinlock interface and problems related to sleep under a spinlock. Several new bugs in the Linux kernel were found during the experiments. However, the authors suggest that their approach could be improved by adopting model checking techniques in order to guide the analysis in situations where the current method has to consider all, even unreachable paths within the control flow.

An extensive survey on automated techniques for the formal verification of software, focusing on abstract static analysis, software model checking and bounded software model checking has recently been published in [D’Silva et al., 2008]. On the following pages we focus on approaches and techniques for the analysis and verification of pointer programs.

2.3.1 Analysing Pointer Programs

The automated, static analysis of pointer programs has been an important but still unsolved issue in computer science for more than thirty years. In [Wilhelm et al., 2000], Wilhelm et al. give a summary of questions that should be answered by automatic reasoning about memory structures used by pointer programs:
Null-Pointers. Does a pointer contain the value NULL at a certain point in program execution?

Aliasing and Sharing. May two pointer variables point to the same heap cell? Do they always point to the same heap cell? Is more than one pointer component pointing to a certain heap cell?

Reachability. Is a heap cell reachable from any pointer variable or pointer component?

Disjointness. Do allocated data structures have common elements?

Cyclicity. Are heap cells parts of cyclic data structures?

Shape. What do data structures on the heap look like? Can we derive safety properties from regularities in their structure?

The above list is not exhaustive. For example from Balakrishnan et al., 2008 we can obtain questions that are more related to the security of software systems:

Confidentiality. Does the program leak any sensitive information like keying material or passwords?

Early work on analysing pointer programs goes back to Burstall, who published on “techniques for proving correctness of programs which alter data structures” in 1972 [Burstall 1972]. In this paper, Burstall introduces a novel kind of assertion called “distinct nonrepeating tree system”. This approach utilises a sequence of such assertions where each element of the sequence describes a distinct region of storage [Burstall 1972]. The basic idea of Burstall’s work provides a “store-based” operational semantics [Kirchner 2005] for heap usage by modelling the heap used by a program under consideration as a collection of variables providing a mapping from memory addresses to values. Analysis and Verification are then done by reasoning about this model using Hoare logic [Hoare 1969]. The approach has been applied in recent research on verifying pointer programs using separation logic with spatial conjunction [Kuncak and Rinard 2004; Reynolds 2000; 2002] and on proof automation by providing integration in existing theorem proving infrastructures [Mehta and Nipkow 2005]. Techniques based on store-based semantics have several advantages. Firstly, they are very natural because they correspond closely to the architecture of current computer hardware, operating systems, as well as imperative programming languages that allow the direct manipulation of pointers. Furthermore, store-based techniques can be assumed to scale well to large programs because it is possible to

1As cited by Reynolds in Reynolds 2000.
compute the effect of procedures on the global heap from their effect on sub-heaps \cite{Rinetzkyetal2005}.  

However, with the emergence of programming languages such as Java, store-less semantics for heap access have been developed \cite{Bozgaetal2003}. By abstracting away from specific memory addresses, these heap representations provide a conceptual and compact view on the memory usage of a program.

### 2.3.2 Aliasing

Identifying sharing relationships between memory cells and variables in computer programs is the central problem to be solved in order to answer most of the above questions. Thus, alias analysis is a wide research area. Several generic shape graph-based approaches for performing shape analysis for imperative programs have been published \cite{Sagivetal1998,Wilhelmetal2000}. However, most practical work on this topic has been conducted by the compiler construction and optimisation community. In order to give a simple systematics for these approaches, we distinguish between algorithms based on source code analysis and those working on executable object code.

**Analysing source code.** In \cite{Deutscht1992,Deutscht1994}, Deutsch provides a very exact alias analysis for high-level programs based on a store-less semantics and abstract interpretation (cf. Section 2.3.3). The algorithm can deal with dynamic allocation and de-allocation of heap objects as well as recursive program structures. However, the analysis makes heavy use of explicit data type declarations defining the shape of allocated structures. Therefore, the algorithm is not usable for untyped programming languages or languages that allow pointer arithmetic and unchecked type conversion such as type casts in C. Deutsch’s work has been extended in several recent publications. In \cite{Venet1999}, Venet proposes an algorithm based on Deutsch’s research that does not rely on correct type information but works for untyped programs. The core idea behind this algorithm is to represent access paths within data structures as finite-state automata. Alias pairs are then described using numerical constraints on the number of times each transition of an automaton may be used. However, pointer arithmetic remains an unsolved issue in all approaches on alias analysis for high-level programs. The problem is partially covered by algorithms such as the one proposed by Wilson and Lam in \cite{WilsonandLam1995}, but makes conservative assumptions about aliasing for several cases in which the analysis will fail.

Recently, compositional approaches \cite{Calcagnoetal2009,Yangetal2007} to shape analysis \cite{Wilhelmetal2000} for proving pointer safety have been proposed.
However, all available work in this area is based on analysing the source code of a program under consideration. Hence, calls to library functions or switches to another programming language as well as programming constructs such as function pointers are treated as non-deterministic assignments.

A major restriction for pointer analysis techniques based on abstractions of high-level programming languages lies in the control flow of many programs. Since analysis techniques need to follow the program execution in order to trace memory access, program constructs like function pointers, computed jumps and calls of external library functions constrain the practicability of these algorithms.

**Analysing object code.** The limitations of source code-based algorithms lead to the development of alias analysis techniques that operate on object code. This group of algorithms is of interest for the optimisation of systems that manipulate executable code directly – runtime linkers are an interesting examples for this. In [Debray et al., 1998], Debray et al. introduce a simple and efficient flow-sensitive alias analysis for executable code which has been used link-time optimisation. Despite the fact that this algorithm explicitly sacrifices precision for efficiency in several cases, it can handle complex program flows and pointer arithmetic. In a modified version, Debray’s algorithm has also been considered for the use on the intermediate language of the gcc compiler family [Gupta and Sharma, 2003]. Another recent approach for a memory analysis algorithm based on the inspection of object code is given by Balakrishnan and Reps in [Balakrishnan and Reps, 2004]. Their algorithm “value-set analysis” uses “an abstract domain for representing over-approximation of the set of values that each data object can hold at each program point”. Therefore, the algorithm tracks addresses and integer values simultaneously.

### 2.3.3 Abstraction and Partial Order Techniques

One of the major limitations of exhaustive verification techniques such as model checking lies in the complexity of modern software systems. While early approaches in model checking aimed on the verification of the alternating bit protocol with 20 states [Clarke et al., 1983], current software systems, especially in the domain of operating system verification, are infinite-state systems. Constructing their state space leads to the state explosion problem as explained by Godefroid in [Godefroid, 1994]. Therefore, model checking such systems requires the use of efficient data structures for storing and manipulating large sets of states, as well as automatic techniques that reduce a systems state space by abstracting away from unneeded
Predicate abstraction. Most abstraction techniques currently used in software model checking are based on the work of Graf and Saïdi in [Graf and Hassen Saïdi, 1997]. The author’s approach employs abstract interpretation [Cousot, 1996] to compute program invariants in order to map the concrete states of a system to abstract states according to their evaluation under a finite set of predicates. This results in reducing an infinite-state model under consideration to a finite-state one, in which, for example, boolean variables correspond to assertions over the concrete model.

Recently, algorithms performing predicate abstraction directly on the source code of a program under consideration have been developed [Ball et al., 2001; Henzinger et al., 2002b] and implemented in tools such as SLAM [Ball and Rajamani, 2001] and BLAST [Henzinger et al., 2002a]. Despite the fact that these algorithms and tools provide a valuable contribution to the field of static source code analysis, their capabilities are limited by not covering the problem of memory safety in full. This is mainly because of unspecified constructs in high-level programming languages and the use of function pointers and computed jumps, which are decided at compile-time or runtime. Furthermore, the aliasing problem has a deep impact on such analysis techniques. As we show in a case study on the BLAST toolkit provided in Chapter 3, this exemplarily but state-of-the-art tool does not provide sufficient facilities for tracking values that are passed in a call-by-reference manner to functions without manually instrumenting the program or providing additional alias information. The techniques also turned out to be inapplicable for keeping track of unbounded numbers of allocations and concurrent program flow.

Partial order techniques. Verification techniques based on state space exploration are limited by the excessive size of the state space. Especially for modelling concurrency the state explosion problem has a high impact because one has to consider interleaving program executions. However, one can assume that many interleavings of concurrent events corresponding to the same execution contain related information. Therefore, model checking or simulating all interleavings possible in a program under consideration may not be required. This has been discussed by the model checking community under the term “partial-order methods” as a technique that reduces the impact of the state-explosion problem [Godefroid, 1994]. The intuition behind these techniques is that instead of exploring all interleaving executions only a part of the state space is explored. This part is chosen in a way that makes it provably sufficient to check a given property. Partial order techniques have been
implemented in model checking frameworks such as Spin \cite{Holzmann2003} for communication protocols as well as VeriSoft for verifying software systems \cite{Godefroid1997}. The VeriSoft approach is particularly interesting. As summarised in \cite{Chandraetal2002} its focus lies on verifying communication related properties in concurrent software systems. VeriSoft involves model checking by stateless guided program execution where program runs are chosen nondeterministically.

Furthermore, partial order techniques have also been used in program testing \cite{Galli2006, Galli2004, Memonetal2001}. These approaches aim on the reduction of the total amount of test cases by identifying and removing cases, which are already covered by others.

**Program slicing.** Another important abstraction technique and SOCA ingredient is path-sensitive slicing. *Program slicing* was introduced by Weiser \cite{Weiser1981} as a technique for automatically selecting only those parts of a program that may affect the values of interest computed at some point of interest. Different to conventional slicing, our slices are computed over a single path instead of an entire program, similar to what has been introduced as *dynamic slicing* in \cite{KorelLaski1990} and *path slicing* in \cite{JhalaMajumdar2005}. In contrast to these approaches, we use conventional slicing criteria and leave a program’s input initially unspecified. In addition, while collecting program dependencies is relatively easy at source code level, it becomes difficult at object code level when dependencies to the heap and stack are involved. The technique employed by SOCA for dealing with the program’s heap and stack is an adaptation of the *recency abstraction* described in \cite{BalakrishnanReps2006}.

### 2.3.4 Software Model Checking

By having the potential of being exhaustive and fully automatic, model checking, in combination with abstraction and refinement, is a successful technique used in software verification \cite{Clarkeetal2000}. Intensive research in this area has resulted in software model checkers like Bandera \cite{Corbettetal2000} for Java programs or SLAM/SDV \cite{BallRajmani2001, Blast2002}, SatAbs \cite{Clarkeetal2005} and CBMC \cite{Clarkeetal2004} for analysing C source code. The major advantage of these tools over model-based model checkers such as Spin \cite{Holzmann2003} is their ability to automatically abstract a model from the source code of a given program. User interaction should then only be necessary in order to provide the model checker with a specification against which the program can be checked. Since complete formal specifications are not available for most programs,
verification will usually be relative to a partial specification that covers the usage rules of the Application Programming Interface used by the program. However, up to now all releases of SLAM are restricted to verifying properties for Microsoft Windows device drivers and do not cover memory safety problems [Microsoft Corporation, 2004], while BLAST is able to verify a program against a user defined temporal safety specification [Henzinger et al., 2002a] and thus allows checking of arbitrary C source code. Such a temporal safety specification in BLAST is a monitor automaton with error locations. It can reflect detailed behavioural properties of the program under consideration. As we will explain in Chapter 3 the BLAST toolkit has several shortcomings related to the detection of memory safety problems and concurrency issues. Recent work [Sery, 2009] shows further that, again in contrast to our SOCA Verifier, BLAST cannot analyse programs with multiplicities of locks since its specification language does not permit the specification of observer automata for API safety rules with respect to function parameters.

In [Beyer et al., 2005], the use of CCURED [Necula et al., 2005] in combination with software model checking as implemented in BLAST for verifying memory safety of C source code is explained. This is done by inserting additional runtime checks at all places in the code where pointers are de-referenced. BLAST is then employed to check whether the introduced code is reachable or can be removed again. The approach focuses on ensuring that only valid pointers are de-referenced along the execution of a program, which is taken to mean that pointers must not equal NULL at any point at which they are de-referenced. However, invalid pointers in C do not necessarily equal NULL in practice.

**Model checking bytecode and assembly languages.** In recent years, several approaches to model checking compiled programs by analysing bytecode and assembly code have been presented. In [Visser et al., 2003], Java PathFinder (JPF) for model checking Java bytecode is introduced. JPF generates the state space of a program by monitoring a virtual machine. Model checking is then conducted on the states explored by the virtual machine, employing collapsing techniques and symmetry reduction for efficiently storing states and reducing the size of the state space. These techniques are effective because of the high complexity of JPF states and the specific characteristics of the Java memory model. In contrast, the SOCA technique to verifying object code involves relatively simple states and, in difference to Java, the order of data within memory is important in IA32 object code. Similar to JPF, StEAM [Leven et al., 2004] model checks bytecode compiled for the Internet C Virtual Machine, while BTOR [Brummerayer et al., 2008] and mc/square [Noll and Schlich, 2008; Schlich and Kowalewski, 2006] are tools for model checking assembly
Background and Related Work

All the above tools are explicit model checkers that require the program's entire control flow to be known in advance of the analysis. As we have explained above, this is not feasible in the presence of computed jumps. The SOCA technique has been especially designed to deal with OS components that make extensive use of jump computations.

Furthermore, BTOR and \texttt{mc}\texttt{square} accept assembly code as their input, which may either be obtained during compilation of a program or, as suggested in \cite{Schlich and Kowalewski 2006}, by disassembling a binary program. As shown in \cite{Horspool and Marovac 1980}, the problem of disassembling a binary program is undecidable in general. The SOCA technique focuses on the verification of binary programs without the requirement of disassembling a program at once.

Symbolic Execution and Bounded Model Checking

Symbolic execution has been introduced in \cite{King 1976} as a means of improving program testing by covering a large class of normal executions with one execution in which symbols representing arbitrary values are used as input to the program. A recent approach based on manually instrumenting the source code of a program and then using symbolic execution to derive inputs that make the program crash, has been proposed in \cite{Cadar et al. 2006}. In contrast to our work, \cite{Cadar et al. 2006} relies on manual annotations, is not focused on memory safety, and works at source code level.

Several frameworks for integrating symbolic execution with model checking have recently been presented, including \textit{Symbolic JPF} \cite{Pasareanu et al. 2008} and \textit{DART} \cite{Godefroid et al. 2005}. \textit{Symbolic JPF} is a successor of the previously mentioned \textit{JPF}. \textit{DART} implements directed and automated random testing to generate test drivers and harness code to simulate a program's environment. The tool accepts C programs and automatically extracts function interfaces from source code. Such an interface is used to seed the analysis with a well-formed random input, which is then mutated by collecting and negating path constraints while symbolically executing the program. Unlike the SOCA Verifier, \textit{DART} handles constraints on integer types only and does not support pointers and data structures.

A bounded model checker for C source code based on symbolic execution and SAT solving is \textit{SATURN} \cite{Xie and Aiken 2007}. This tool is specialised on checking locking properties and null-pointer de-references. The authors show that their tool scales for analysing the entire Linux kernel. Unlike the SOCA Verifier, the approach in \cite{Xie and Aiken 2007} computes function summaries instead of adding the respective code to the control flow, unwinds loops a fixed number of times and does not handle recursion. Hence, it can be expected to produce more unsound results but
scale better than our SOCA technique.

A language agnostic tool in the spirit of DART is SAGE \cite{Godefroid:2008}, which is used internally at Microsoft. SAGE works at IA32 instruction level, tracks integer constraints as bit-vectors, and employs machine-code instrumentation in a similar fashion as we do in \cite{Muhlberg:2009}. SAGE is seeded with a well-formed program input and explores the program space with respect to that input. Branches in the control flow are explored by negating path constraints collected during the initial execution. This differs from our approach since SOCA does not require seeding but explores the program space automatically from a given starting point. The SOCA technique effectively computes program inputs for all paths explored during symbolic execution.

**Concolic testing.** An area of research closely related to ours is that of concolic testing \cite{Kim:2009,Sen:2005}. This technique relies on performing concrete execution on random inputs while collecting path constraints along executed paths. The constraints are then used to compute new inputs driving the program along alternative paths. In difference to this approach, SOCA uses symbolic execution to explore all paths and concretises only in order to resolve computed jumps. Concrete execution in SOCA may also be employed to set up the environment for symbolic execution \cite{Muhlberg:2009}.

**Alternative approaches to object code verification.** Alternative approaches to proving memory safety, other than the kinds of software model checking discussed in previous sections, are shape analysis \cite{Wilhelm:2000} and separation logic \cite{Reynolds:2002}. All recent work in this area \cite{Calcagno:2009,JoshBerdine:2005} is based on analysing the source code of a program, and calls to library functions and programming constructs such as function pointers are simply abstracted using non-deterministic assignments.

Techniques applying theorem proving to verify object code and assembly code are presented in \cite{Boyer:1996,Yu:2004}. In \cite{Boyer:1996} the Nqthm prover is employed for reasoning about the functional correctness of implementations of well-known algorithms. \cite{Yu:2004} proposes a logic-based type system for concurrent assembly code and uses the Coq proof assistant to verify programs. In contrast to our work, both techniques do not support “higher-order code pointers” including return pointers in procedure calls.
2.3.5 Object Code Verification vs. Source Code Verification

While research in programming languages, computer security and software engineering has led to several tools for analysing source code for programming errors, program testing has still one major advantage: It is based on the execution of machine code and not source code.

Shortcomings of Source Code Verification. As Balakrishnan et al. explain in [Balakrishnan et al., 2008], the analysis of source code has several drawbacks. It is pointed out that severe defects in software may be introduced during compilation and optimisation. As an example for this, compiler optimisations may remove write operations to a memory area that occur directly before the area is freed. While this behaviour appears to be reasonable at first glance – the values are never read afterwards and therefore cannot have any impact on the further program execution – it gives rise to confidentiality issues if the memory contained sensitive information. Furthermore, platform-specific details, such as memory-layout details, the positions and offsets of variables, as well as the padding between structure fields or the register usage of a program, are only visible after compilation [Balakrishnan et al., 2008].

More advantages of the use of object code lie in the fact that software components may make use of modules such as libraries that are not available in source code and hence, can only be analysed in object code representation. Also, quite a lot of software is written in more than one programming language, e.g., device drivers often contain inlined assembly, and language switches are rarely supported by verification tools operating on source code. However, for executing a program, all its fragments are transformed into object code, either via compilation or interpretation. Hence, the object code should be considered as a common representation for programs that are written in multiple languages. [Balakrishnan et al., 2008]. Another serious shortcoming of source code verification is that high-level programming languages are often described informally and do not have a formally defined semantics. Therefore, assumptions about undefined programming constructs must be made. However, those assumptions concerning the intended semantics of a high-level language are not necessarily correct [Wahab, 1998].

Related to the verification of memory safety properties is the un-decidability of the aliasing problem. It is impossible to determine syntactically whether a pointer identifies a given variable and to distinguish syntactically between executable and un-executable commands [Wahab, 1998]. The aliasing problem renders many approaches to verify memory safety futile since all source code-based analysis techniques operate on program variables. Today, even industry strength verification
Background and Related Work

tools such as SDV which is specialised on device drivers, provide sound results only based on the assumption “that the device driver does not have wild pointers” \cite{Ball2006}. This means that the tool does not check memory safety but assumes it.

**Advantages of Object Code-Based Verification.** For verifying properties related to memory safety, the object code representation has several advantages. While the analysis of source code is limited by the aliasing problem, object code uses explicit addresses. Since there is no syntactical way of distinguishing between integer values and addresses and the use of indirect addressing in object code, it is considered to be hard to analyse. However, due to explicit addresses and compiler optimisations such as advanced register allocation algorithms, reasoning about memory safety becomes easier. As an example, tracking the contents of registers is a less complex task than tracking arbitrary heap cells or variables \cite{Balakrishnan2005, Xu2000}. Furthermore, the use of function pointers and computed jumps (\texttt{setjmp()} and \texttt{longjmp()} in C), which breaks many source code based tools such as BLAST and SDV during the analysis of a program’s control flow, does not need to be handled in a different way than any other piece of object code.

Object code programs are in the native language of a specific CPU. Since they are executed directly, no further errors may be introduced by a compiler or a runtime environment. However, a processor language consists of a large number of highly specialised instructions \cite{Wahab1998}, carrying out rather simple actions. This results in the fact that object code programs consist of many more statements than the original high-level program. Hence, in the step of abstracting a model from a program under consideration, i.e. for software model checking, all instructions need to be taken into account. This is because the program in in high-level source code.

In order to analyse an object code program, it needs to be disassembled first. As explained in \cite{vanEmmerik2003}, this step requires the separation of data from code, which is not given in machine code programs. \cite{Horspool1980} show this problem to be undecidable in general, thus requiring approximation. However, recent work such as \cite{Balakrishnan2005, Xu2000} demonstrates that acceptable results can be achieved as long as self-modifying programs are not considered.

Despite this we consider analysing the object code representation of programs as a valuable technique for verifying memory safety properties of software systems.
Chapter 3
Evaluation of Existing Software Model Checkers

In this chapter we investigate to which extent software model checking as implemented in BLAST (Berkeley Lazy Abstraction Software verification Tool, [Henzinger et al., 2002a]) can aid a practitioner during operating system software development. To do so, we analyse whether these tools are able to detect errors that have been reported for recent releases of the Linux kernel. We consider programming errors related to memory safety (cf. Section 3.1) and locking behaviour (cf. Section 3.2). As pointed out in [Chou et al., 2001] memory safety and incorrect handling of locks are the main reasons for defects found in operating system components. Here, “memory safety” is interpreted as the property that an operating system component never de-references an invalid pointer, since this would cause the program to end up in an undefined state. “Correct locking behaviour” means that functions that ensure mutual exclusion on the physical resources of a system are called in a way that is free of deadlocks and starvation. Both classes of problems are traceable by checking whether an operating system component complies with basic usage rules of the program interface provided by the kernel.

The code examples utilised in this chapter are taken from releases 2.6.13 and 2.6.14 of the Linux kernel. They have been carefully chosen by searching the kernel’s change log for fixed memory problems and fixed deadlock conditions, in a way that the underlying problems are representative for memory safety and locking behaviour as well as easily explainable without referring to long source code listings.\footnote{All source code used is either included or referenced by a commit key as provided by the source code management system \textit{git} which is used in the Linux kernel community; see \url{www.kernel.org} for further information on \textit{git} and Linux.} Our studies use version 2.0 of BLAST, which was released in October 2005.

The focus of our work is on showing at what scale a give problem statement and a program’s source code need to be adapted in order to detect an error. We
discuss how much work is required to find a certain usage rule violation in a given snippet of a Linux driver, and how difficult this work is to perform in BLAST. Due to space constraints, we cannot present all of our case studies in full here; however, all files necessary to reproduce our results can be downloaded from http://www.beetzsee.de/blast/. The majority of this chapter has been previously published in [Mühlberg and Lüttgen, 2007a]. There is also a technical report version [Mühlberg and Lüttgen, 2007b] with additional details available.

The BLAST toolkit The popular BLAST toolkit implements an advanced abstraction algorithm, called “lazy abstraction” [Henzinger et al., 2002b], for building a model of some C source code, and model-checking algorithm for checking whether some specified label placed in the source code is reachable. This label can either be automatically introduced by instrumenting the source with an explicit temporal safety specification, be added via assert() statements, or be manually introduced into the source. In any case, the input source file needs to be preprocessed using a standard C preprocessor like gcc. In this step, all header and source files included by the input file under consideration are merged into one file. It is this preprocessed source code that is passed to BLAST to construct and verify a model using predicate abstraction.

Related Case Studies with BLAST BLAST has been applied for the verification of memory safety as well as locking properties before [Beyer et al., 2005; Henzinger et al., 2004, 2002a, 2003]. In [Beyer et al., 2005], the use of CCURED [Necula et al., 2005] in combination with BLAST for verifying memory safety of C source code is explained. This is done by inserting additional runtime checks at all places in the code where pointers are de-referenced. BLAST is then employed to check whether the introduced code is reachable or can be removed again. The approach focuses on ensuring that only valid pointers are de-referenced along the execution of a program, which is taken to mean that pointers must not equal NULL at any point at which they are de-referenced. However, invalid pointers in C do not necessarily equal NULL in practice. In contrast to [Beyer et al., 2005], we will interpret pointer invalidity in a more general way and conduct our studies on real-world examples rather than constructed examples.

A methodology for verifying and certifying systems code on a simple locking problem is explained in [Henzinger et al., 2002a], which deals with the spinlock interface provided by the Linux kernel. Spinlocks ensure that a kernel process can spin on a CPU without being preempted by another process. The framework studied in [Henzinger et al., 2002a] is used to prove that calls of spin_lock() and
spin_unlock() in Linux device drivers always alternate. In contrast to this work, our case studies will be more detailed and thereby will be providing further insights into the usability of BLAST.

Two project reports of graduate students give further details on BLAST’s practical use. In [Mong 2004], Mong applies BLAST to a doubly linked list implementation with dynamic allocation of its elements and verifies correct allocation and de-allocation. The paper explains that BLAST was not powerful enough to keep track of the state of the list, i.e., the number of its elements. Jie and Shivkumar report in [Jie and Shivaji 2004] on their experience in applying BLAST to a user level implementation of a virtual file system. They focus on verifying correct locking behaviour for data structures of the implementation and were able to successfully verify several test cases and to find one new error. However, in the majority of test cases BLAST failed due to documented limitations, e.g., by not being able to deal with function pointers, or terminated with obscure error messages. Both studies were conducted in 2004 and thus based on version 1.0 of BLAST. As shown in this chapter, BLAST’s current version has similar limitations.

A further case study on applying BLAST to a protocol stack is presented in [Kolb et al. 2009], focusing on verifying the correct implementation of three API usage rules in that stack. The authors agree with the limitations of the BLAST toolkit we are pointing out in [Mühlberg and Lüttgen 2007a] and in this Chapter.

3.1 Checking Memory Safety with BLAST

This section focuses on using BLAST for checking usage rules related to memory safety, for which we have analysed several errors in different device drivers. The examples studied by us include use-after-free errors in the kernel’s SCSI\(^2\) and Infini-Band\(^3\) subsystems. The former is the small computer system interface standard for attaching peripheral devices to computers, while the latter is an industry standard designed to connect processor nodes and I/O nodes to form a system area network. In each of these examples, an invalid pointer that is not NULL is de-referenced, which causes the system to behave in an undefined way. This type of bug is not covered by the work on memory safety of Beyer et al. in [Beyer et al. 2005] and cannot easily be detected by runtime checks.

The example we will study here in detail is a use-after-free error spotted by the Coverity source code analyser (www.coverity.com) in the I2O subsystem of the Linux kernel (cf. Section 3.1.1). To check for this bug in BLAST we first specify

\(^2\)Commit 2d6eac6c4fdaa696656ed65c8f075e4d267be233cc3f.
\(^3\)Commit d0743a5b7b373334cb414b773529d51de3de0471.
a temporal safety specification in the BLAST specification language. Taking this specification, BLAST is supposed to automatically generate an instrumented version of the C source code for analysis (cf. Section 3.1.2). However, due to an apparent bug in BLAST, this step fails for our example, and we are therefore forced to manually instrument our code by inserting ERROR labels at appropriate positions (cf. Section 3.1.3). However, it will turn out that BLAST does not track important operations on pointers, which is not mentioned in BLAST’s user manual and without which our example cannot be checked (cf. Section 3.1.4).

### 3.1.1 The I2O Use-After-Free Error

The I2O subsystem bug of interest to us resided in lines 423–425 of the source code file drivers/message/i2o/pci.c. The listing in Fig. 3.1 is an abbreviated version of the file pci.c before the bug was fixed. One can see that function i2o_iop_alloc() is called at line 330 of the code extract. This function is defined in drivers/message/i2o/iop.c and basically allocates memory for an i2o_controller structure using kmalloc(). At the end of the listing, this memory is freed by i2o_iop_free(). The bug in this piece of code arises from the call of put_device() in line 425, since its parameter c->device.parent causes an already freed pointer to be de-referenced. The bug has been fixed in commit d2b0e84d195a341c1cc5b45ec2098ee23bc1fe9d, by simply swapping lines 424 and 425 in the source file.

This bug offers various different ways to utilise BLAST. A generic temporal safety property for identifying bugs like this would state that any pointer that has been an argument to kfree() is never used again unless it has been re-allocated. A probably easier way would be to check whether the pointer c in i2o_pci_probe() is never used again after i2o_iop_free() has been called with c as its argument. Checking the first, more generic property would require us to put function definitions from other source files into pci.c, since BLAST considers only functions that are available

```c
drivers/message/i2o/pci.c:
330  c = i2o_iop_alloc();
301  struct pci_dev *pdev, *id)
302  {  
303  struct i2o_controller *c;
304  
305  free_controller:
306  i2o_iop_free(c);
330  c = i2o_iop_alloc();
307  put_device(c->device.parent);  
308  }  
```

Figure 3.1: Extract of drivers/message/i2o/pci.c.
in its input file. Therefore, we focus on verifying the latter property.

Checking for violations even of the latter, more restricted property will lead to a serious problem. A close look at the struct `i2o_controller` and its initialisation in the function `i2o_iop_alloc()` reveals that `i2o_controller` contains a function pointer which can be used as a "destructor". As is explained in BLAST's user manual, the "current release does not support function pointers"; they are ignored completely. Further, the manual states that "correctness of the analysis is then modulo the assumption that function pointer calls are irrelevant to the property being checked." This assumption is however not always satisfied in practice, as we will see later in our example.

3.1.2 Verification With a Temporal Safety Specification

Ignoring the function pointer limitation, we developed the temporal safety specification presented in Fig. 3.2. The specification language used by BLAST is easy to understand and allows the assignment of status variables and events. In our specification we use a global status variable `allocstatus_c` to cover the possible states of the struct `c` of our example, which can be set to 0 meaning "not allocated" and 1 meaning "allocated". Furthermore, we define three events, one for each of the functions `i2o_iop_alloc()`, `i2o_iop_free()` and `put_device()`. All functions have special preconditions and calling them may modify the status of `c`. The special token `$?` matches anything. Intuitively, the specification given in Fig. 3.2 states that `i2o_iop_alloc()` and `i2o_iop_free()` must be called alternately, and `put_device()` must only be called when `c` has not yet been freed. Note that this temporal safety specification does not cover the usage rule for `i2o_iop_free()` and `put_device()` in general. We are using one status variable to guard calls of `i2o_iop_free()` and `put_device()` regardless of its arguments. Hence, the specification will work only as long as there is only one pointer to an `i2o_controller` structure involved.

Using the specification of Fig. 3.2 BLAST should instrument a given C input file by adding a global status variable and error labels for all violations of the preconditions. The instrumentation is done by the program `spec.opt` which is part of the BLAST distribution. For our example taken from the Linux kernel, we first obtained the command used by the kernel's build system to compile `pci.c` with gcc. We appended the option `-E` to force the compilation to stop after preprocessing, resulting in a C source file containing all required parts of the kernel headers. This step is necessary since BLAST cannot know of all the additional definitions and include paths
Global int allocstatus_c = 0;

Event
{
  Pattern { $? = i2o_iop_alloc(); }
  Guard { allocstatus_c == 0 }
  Action { allocstatus_c = 1; }
}

Event
{
  Pattern { i2o_iop_free($?); }
  Guard { allocstatus_c == 1 }
  Action { allocstatus_c = 0; }
}

Event
{
  Pattern { put_device($?); }
  Guard { allocstatus_c == 1 }
}

Figure 3.2: A temporal safety specification for pci.c.

Used to compile the file. Unfortunately, it expands pci.c from 484 lines of code to approximately 16k lines, making it difficult to find syntactical problems which Blast cannot deal with. Despite spending a lot of effort in trying to use spec.opt, we never managed to get this work. The program mostly failed with unspecific errors such as Fatal error: exception Failure("Function declaration not found"). Finding such an error in a huge source without having a line number or other hint is almost impossible, especially since gcc compiles the file without any warning. We constructed several simplifications of the preprocessed file in order to trace the limitations of spec.opt, but did not get a clear indication of what the source is. We suspect it might be a problem with parsing complex data structures and inline assembly imported from the Linux headers.

Given the bug in Blast and in order to demonstrate that our specification indeed covers the programming error in pci.c, we developed a rather abstract version of pci.c which is shown in Fig. 3.3. Using this version and the specification of Fig. 3.2 we were able to obtain an instrumented version of our source code without encountering the bug in spec.opt. Running Blast on the instrumented version then produced the following output:

$ spec.opt test2.spc test2.c
[...]
$ pblast.opt instrumented.c
[...]
Error found! The system is unsafe :-(

In summary, the example studied here shows that the specification used in this section is sufficient to find the bug. However, the approach required by Blast has
test2.h:
#include <stdio.h>
#include <stdlib.h>

typedef struct device
{
    int parent;
} device;

typedef struct i2o_controller
{
    struct device device;
} i2o_controller;

i2o_controller *i2o_iop_alloc (void);
void i2o_iop_free (i2o_controller *c);
void put_device (int i);

int main (void)
{
    i2o_controller *c = i2o_iop_alloc ();
    i2o_iop_free (c);
    put_device (c->device.parent);
    return (0);
}

test2.c:
#include "test2.h"

i2o_controller *i2o_iop_alloc (void)
{
    i2o_controller *c;
    c = malloc (sizeof (struct i2o_controller));
    return (c);
}

void i2o_iop_free (i2o_controller *c)
{
    free (c);
}

void put_device (int i) {}

Figure 3.3: Manual simplification of pci.c.

several disadvantages. Firstly, it is not automatic at all. Although we ended up with only a few lines of code, it took quite a lot of time to produce this code by hand and to figure out what parts of the original pci.c are accepted by BLAST. Secondly, the methodology works only if the bug is known beforehand; hence we did not learn anything new about unwanted behaviour of this driver’s code. We needed to simplify the code to an extent where the relation to the original source code may be considered as questionable. The third problem lies in the specification used. Since it treats the allocation and de-allocation as something similar to a locking problem, we would not be able to use it in a piece of code that refers to more than one dynamically allocated object. A more generic specification must be able to deal with multiple pointers. According to [Beyer et al., 2004], such a generic specification should be possible to write by applying a few minor modifications such as defining a “shadow” control state and replacing $?$ with $1$. However, in practice the program generating the instrumented C source file failed with obscure error messages.
3.1.3 Verification Without a Temporal Safety Specification

Since BLAST could not deal with verifying the original pci.c using an explicit specification of the use-after-free property, we will now try and manually instrument the source file so that our bug can be detected whenever an ERROR label is reachable.

When conducting our instrumentation, the following modifications were applied by hand to pci.c and related files:

1. A variable unsigned int alloc_status was added to the definition of struct i2o_controller in include/linux/i2o.h.

2. The prototypes of i2o_iop_alloc() and i2o_iop_free() were removed from drivers/message/i2o/core.h.

3. The prototype of put_device() was deleted from include/linux/device.h.

4. C source code for the functions put_device(), i2o_iop_free(), i2o_iop_release() and i2o_iop_alloc() was copied from iop.c and drivers/base/core.c into pci.c. The functions were modified such that the new field alloc_status of a freshly allocated struct i2o_controller is set to 1 by i2o_iop_alloc(). i2o_iop_free() no longer de-allocates the structure but checks whether alloc_status equals 1 and sets it to 0; otherwise, it jumps to the ERROR label. put_device() was modified to operate on the whole struct i2o_controller and jumps to ERROR if alloc_status equals 0.

By feeding these changes into the model checker it is possible to detect duplicate calls of i2o_iop_free() on a pointer to a struct i2o_controller, as well as calls of put_device() on a pointer that has already been freed. Even calls of i2o_iop_free() and put_device() on a pointer that has not been allocated with i2o_iop_alloc(), should result in an error report since nothing can be said about the status of alloc_status in such a case.

After preprocessing the modified source files and running BLAST, we get the output "Error found! The system is unsafe :-('. Even after we reduced the content of i2o_pci_probe() to something quite similar to the main() function shown in Fig. 3.3 and after putting the erroneous calls of put_device() and i2o_iop_free() in the right order, the system was still unsafe from BLAST's point of view. It took us some time to figure out that BLAST does not appear to consider the content of pointers at all.
test5.c:
1 #include <stdlib.h>
2
3 typedef struct example_struct
4 {
5     void *data;
6     size_t size;
7 } example_struct;
8
9
10 void init (example_struct *p)
11 {
12     p->data = NULL;
13     p->size = 0;
14 
15     return;
16 }
17
18 void init (example_struct *p)
19 {
20     void *data;
21     size_t size;
22     p->data = NULL;
23     p->size = 0;
24 
25     if (p->data != NULL ||
26         p->size != 0)
27         goto ERROR;
28     else
29         goto END;
30 
31 END:
32     return (0);
33 }

Figure 3.4: An example for pointer passing.

3.1.4 BLAST and Pointers

We demonstrate this apparent shortcoming of BLAST regarding handling pointers by means of another simple example, for which BLAST fails in tracing values behind pointers over function calls.

As can be seen in the code listing of Fig 3.4, label ERROR can never be reached in this program since the values of the components of our struct are explicitly set by function init(). However, BLAST produces the following output:

$ gcc -E -o test5.i test5.c
$ pblast.opt test5.i
[...]
Error found! The system is unsafe :-(
Error trace:
23 :: 23: Pred((p1@main).data!=0) :: 29
-1 :: -1: Skip :: 23
10 :: 10: Block(Return(0);) :: -1
12 :: 12: Block(* (p@init ).data = 0;* (p@init ).size = 0;) :: 10
22 :: 22: FunctionCall(init(&p1@main)) :: -1
-1 :: -1: Skip :: 22
0 :: 0: Block(Return(0);) :: -1
0 :: 0: FunctionCall (__BLAST_initialize_test5.i()) :: -1
This counterexample shows that BLAST does not correlate the pointer \( p \) used in `init()` and the struct \( p1 \) used in `main()`, and assumes that the if statement in line 23 evaluates to true. After adding a line “\( p1.data = \text{NULL}; p1.size = 0; \)” before the call of `init()`, BLAST claims the system to be safe, even if we modify `init()` to reset the values so that they differ from \text{NULL} (and 0).

We were able to reproduce this behaviour in similar examples with pointers to integer values and arrays. Switching on the BDD-based alias analysis implemented in BLAST also did not solve the problem. The example shows that BLAST does not only ignore function pointer calls as stated in its user manual, but appears to assume that all pointer operations have no effect. This limitation is not documented in the BLAST manual and renders BLAST almost unusable for the verification of properties related to our understanding of memory safety.

### 3.1.5 Results

Our experiments on memory safety show that BLAST is able to find the programming error discovered by the Coverity checker. Out of eight examples, we were able to detect two problems after minor modifications to the source code, and three after applying manual abstraction. Three further programming errors could not be traced by using BLAST. Indeed, BLAST has some major restrictions. The main problem is that BLAST ignores variables addressed by a pointer. As stated in its user manual, BLAST assumes that only variables of the same type are aliased. Since this is the case in our examples, we initially assumed that our examples could be verified with BLAST, which is not the case. Moreover, we encountered bugs and deficiencies in `spec.opt` which forced us to apply substantial and time consuming modifications to source code. Most of these modifications and simplifications would require a developer to know about the error in advance. Thus, from a practitioner’s point of view, BLAST is not of much help in finding unknown errors related to memory safety. However, it needs to be mentioned that BLAST was designed for verifying API usage rules of a different type than those required for memory safety. More precisely, BLAST is intended for proving the adherence of pre- and post-conditions denoted by integer values and for ensuring API usage rules concerning the order in which certain functions are called, regardless of pointer arguments, return values and the effects of aliasing. A summary of our experience with BLAST and memory safety is given in Table 3.1.
3.2 Checking Locking Properties with BLAST

Verifying correct locking behaviour is something used in almost all examples provided by the developers of BLAST [Beyer et al., 2004; Henzinger et al., 2002a]. In [Henzinger et al., 2002a], the authors checked parts of the Linux kernel for correct locking behaviour while using the spinlock API and stated that BLAST showed a decent level of performance during these tests. Spinlocks provide a very simple but quite efficient locking mechanism to ensure, e.g., that a kernel thread may not be preempted while serving interrupts. The kernel thread acquires a certain lock by calling \texttt{spin\_lock(1)}, where \texttt{1} is a previously initialised pointer to a struct \texttt{spinlock\_t} identifying the lock. A lock is released by calling \texttt{spin\_unlock()} with the same parameter. The kernel provides a few additional functions that control the interrupt behaviour while the lock is held. By their nature, spinlocks are intended for use on multiprocessor systems where each resource may be associated with a special spinlock, and where several kernel threads need to operate independently on these resources. However, as far as concurrency is concerned, uniprocessor systems running a preemptive kernel behave like multiprocessor systems.

Finding examples for the use of spinlocks is not difficult since they are widely deployed. While experimenting with BLAST and the spinlock functions on several small components of the Linux kernel we experienced that it performs well with functions using only one lock. We focused on functions taken from the USB subsystem in \texttt{drivers/usb/core}. Due to further unspecific parse errors with the program \texttt{spec.opt} we could not use a temporal safety specification directly on the kernel source. However, in this case we were able to generate the instrumented source file and to verify properties by separating the functions under consideration from the

---

Table 3.1: Result summary for memory safety properties

<table>
<thead>
<tr>
<th>Memory Safety</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Error Type</td>
<td>1</td>
</tr>
<tr>
<td>NULL de-reference x x x x</td>
<td></td>
</tr>
<tr>
<td>use-after-free</td>
<td>x</td>
</tr>
<tr>
<td>double free</td>
<td>x</td>
</tr>
<tr>
<td>overrun error</td>
<td>x</td>
</tr>
<tr>
<td>pointer arithmetic</td>
<td>x</td>
</tr>
<tr>
<td>involves concurrency</td>
<td>x</td>
</tr>
</tbody>
</table>

Error found by BLAST: M M f M f m f m

Key: d = directly; m = minor modifications; M = manual abstraction; f = failed
global int lockstatus = 2;

event
{
    pattern { spin_lock_init($?); }
    guard { lockstatus == 2 }
    action { lockstatus = 0; }
}

event
{
    pattern { spin_lock($?); }
    guard { lockstatus == 0 }
    action { lockstatus = 1; }
}

event
{
    pattern { spin_unlock($?); }
    guard { lockstatus == 1 }
    action { lockstatus = 0; }
}

event
{
    pattern { $? = sleep($?); }
    guard { lockstatus == 0 }
}

Figure 3.5: A temporal safety specification for spinlocks.

remaining driver source and by providing simplified header files.

In Fig. 3.5 we provide our basic temporal safety specification for verifying locking behaviour. Variable lockstatus encodes the possible states of a spinlock; the initial value 2 represents the state in which the lock has not been initialised, while 1 and 0 denote that the lock is held or has been released, respectively. The pattern within the specification varies for the different spinlock functions used within the driver source under consideration, and the specification can easily be extended to cover forbidden functions that may sleep. An example for a function sleep() is provided in the specification of Fig. 3.5.

Difficulties arise with functions that acquire more than one lock. Since all spinlock functions use a pointer to a struct spinlock_t in order to identify a certain lock, and since the values behind pointers are not sufficiently tracked in BLAST, we were forced to rewrite parts of the driver’s source and the kernel’s spinlock interface. Instead of the pointers to spinlock_t structs we utilise global integer variables representing the state of a certain lock. We have used this methodology to verify an example of a recently fixed deadlock\footnote{Commit d7283d61302798c0c57118e53d7732bec94f8d42.} in the Linux kernel’s SCSI subsystem. In Fig. 3.6 we provide an extract of one of the functions modified in the fix. We see that the spinlocks in this example are integrated in more complex data structures referenced via pointers. Even worse, this function calls a function pointer passed in the argument done in line 1581, which was the source of the deadlock before the bug was fixed. To verify this special case, removing the function pointer and
providing a dummy function `done()` with a precondition assuring that the lock on `shost->host_lock` is not held is needed. However, we were able to verify both the deadlock condition before the fix had been applied, as well as deadlock freedom for the fixed version of the source.

During our experiments we analysed several other examples of deadlock conditions. The more interesting examples are the spinlock problem explained above, and another one in the SCSI subsystem\(^5\) as well as a bug in a IEEE1394 driver\(^6\). We were able to detect the locking problems in all of these examples and proved the fixed source files to be free of these bugs.

**Results.** Out of eight examples for locking problems we were able to detect only five. However, when comparing our results with the conclusions of the previous section, BLAST worked much better for the locking properties because it required fewer modifications to the source code. From a practitioner’s point of view, BLAST performed acceptable as long as only one lock was involved. After considerable efforts in simplifying the spinlock API — mainly removing the use of pointers and manually adding error labels to the spinlock functions — we also managed to deal with multiple locks. However, we consider it as fairly difficult to preserve the behaviour of functions that may sleep and therefore must not be called under a spinlock. Even for large portions of source code, BLAST returned its results within a few seconds or minutes, on a PC equipped with an AMD Athlon 64 processor running at 2200 MHz and 1 GB of RAM. Hence, BLAST’s internal slicing and abstraction techniques work very well.

We have to point out that the code listing in Fig. 3.6 represents one of the easily

\(^5\)Commit fe2e17a405a88ec8a7138fe4e4ebe10185b636e0.

\(^6\)Commit 910573c7c4aced8fd5f45c334cc67862e3424d92.
understandable programming errors. Many problems in kernel source code are more subtle. For example, calling functions that may sleep is something that needs to be avoided. However, if a driver calls a function not available in source code in the same file as the driver under consideration, Blast will only be able to detect the problem if there is an event explicitly defined for this function. A summary of our results including all 8 examples for locking issues is given in Table 3.2.

### 3.3 Summary of Results

This section highlights various shortcomings of the Blast toolkit which we experienced during our studies. We also present ideas on how Blast could be improved in order to be more useful for operating system software verification.

**Lack of documentation.** Many problems while experimenting with Blast were caused by the lack of consistent documentation. For example, a significant amount of time could have been saved in our experiments with memory safety, if the Blast manual would state that almost all pointer operations are ignored. An in-depth discussion of the features and limitations of the alias analysis implemented in Blast would also be very helpful to have.

**Non-support of pointers.** The fact that Blast does not properly support the use of pointers, in the sense of Section 3.1.4, must be considered as a major restriction, and made our experiments with the spinlock API rather difficult. The restriction forces one to carry out substantial and time consuming modifications to source code. Furthermore, it raises the question whether all important predicates of a given program can be preserved in a manual step of simplification. In some of our experiments we simply replaced the pointers used by the spinlock functions with integers representing the state of the lock. This is obviously a pragmatic ap-
proach which does not reflect all possible behaviour of pointer programs. However, it turned out that it is expressive enough to cover the usage rules of the spinlock API. As such modifications could be introduced into the source code automatically, we consider them as an interesting extension for BLAST.

The missing support of function pointers has already been mentioned in Section 3.1. It is true that function pointers are often used in both application space and operating system development. In most cases their effect on the program execution can only be determined at run-time, not statically at compile-time. Therefore, we assume that simply skipping all calls of function pointers is acceptable for now.

Usability. There are several issues regarding BLAST’s usability which are probably easy to fix, but right now they complicate the work with this tool. Basically, if a piece of C source is accepted by an ANSI C compiler, it should be accepted by BLAST rather than raising uninformative error messages.

A nice improvement would be to provide wrapper scripts that automate preprocessing and verification in a way that BLAST can be used with the same arguments as the compiler. It could be even more useful if functions that are of interest but from other parts of a given source tree, would be copied in automatically. Since we obviously do not want to analyse the whole kernel source in a single file, this should be integrated into BLAST’s abstraction/model checking/refinement loop.
Chapter 4
Symbolic Object Code Analysis

In this chapter we present Symbolic Object Code Analysis (SOCA), a novel approach to identifying violations of memory safety properties based on bounded path-sensitive symbolic execution of compiled and linked programs. More precisely, we translate a given program path-wise into systems of bit-vector constraint using an intermediate representation (IR) borrowed from the Valgrind dynamic binary instrumentation framework \cite{NethercoteSeward2007}. In Section 4.2 we outline the features of this IR language, sketch a simple operational semantics and explain how IR instructions can be translated into constraints for the Yices SMT solver \cite{DutertreMoura2006}.

As we describe in Section 4.3, the SOCA technique employs Yices as execution and verification engine, checking the satisfiability of the generated constraints systems. The analysis has to be bounded since the total number of paths as well as the number of instructions per path in a program is potentially infinite. Our approach allows us to express a range of memory safety properties as simple assertions over those constraint systems. In contrast to other methods for finding memory safety violations, our technique does not employ program abstraction other than leaving the program’s input initially unspecified in order to allow the SMT solver to search for inputs that will drive the program into an error state.

In Section 4.5 we present the results of an extensive evaluation of our technique by applying a prototypical SOCA Verifier to the Verisec benchmarking suite as well as to almost 10,000 functions taken from Linux device drivers. For the evaluation of our SOCA technique we chose Linux device drivers compiled for 32-bit Intel architectures (IA32, \cite{Intel2009}), as our application domain. Despite being relatively small in size, device drivers represent an interesting challenge as they implement hardware access and are usually written in a mixture of C code and inlined assembly code. This combination makes them particularly hard to test and analyse with currently available verification tools.
4.1 Background

The Linux operating system kernel consists of a large and complex code base implementing key tasks such as process management, memory management, file system access, device control and networking for about 20 different computer architectures. As illustrated in Fig. 4.1, it features a relatively small monolithic core of components such as the scheduler and the memory management subsystem. However, the majority of its functionality, shown in dark gray in Fig. 4.1, is implemented in terms of kernel modules or device drivers\footnote{The terms kernel module and device driver are used synonymously within this paper.} that can be built separately from the kernel and loaded at runtime. These modular components of the Linux kernel are responsible, for example, for making a particular physical device attached to the computer respond to a well-defined internal programming interface. Hence, user access to this device can be performed by means of standardised functions provided by the kernel’s System Call Interface, which are independent of the particular driver or device. Kernel modules amount to roughly two-thirds ($\approx 200$ MBytes of code) of the entire Linux kernel distribution.

**Defining memory safety.** The scope we are aiming on is to develop a framework that verifies that every pointer in a given program is (1) valid in the sense that it never references a memory location outside the address space allocated by or for that program, and (2) valid with respect to a given set of API usage rules obtained from the Linux kernel’s documentation at every point in program execution the pointer is dereferenced at. In detail the memory safety properties we are interested in may be classified as follows:

\begin{itemize}
  \item[(a)] Dereferencing invalid pointers. A pointer may not be NULL, shall be initialised and shall not point to a memory location outside the address space allocated by or
\end{itemize}
Symbolic Object Code Analysis

for the driver under consideration. A violation of this property leads to undefined behaviour. (b) Uninitialised reads. Memory cells shall be initialised before they are read. The program’s behaviour becomes undefined, otherwise. (c) Violation of memory permissions. When a program is loaded into memory, the different segments (cf. Tool Interface Standards (TIS) Committee [1995]) of the program file are assigned with different permissions determining whether that section can be read, written or executed. Violations of those permissions may lead to program termination and are usually a sign of erroneous pointer arithmetics. Memory permissions are not always strictly enforced by the operating system. (d) Buffer overflows. By “buffer overflow” we mean out-of-bound read and write operations to objects on heap and stack. These errors lead to memory corruption and give way to various security problems. (e) Memory leaks. When a program dynamically allocates memory but loses the handle to it, the memory cannot be deallocated anymore. Memory leaks have an especially high impact on the reliability of OS components since they are supposed not to terminate. In a long-term execution, a device driver losing only a few bytes of dynamically allocated heap space per operation becomes a reliability issue. (f) Proper handling of allocation and deallocation. The Linux kernel provides several APIs for the dynamic (de)allocation of memory. The kernel’s documentation specifies precisely what pairs of functions need to be employed together in order to safely (de)allocate heap space. Furthermore it is specified that the deallocation functions shall not be used more than once on a specific pointer unless it has been re-allocated.

Aliasing in source code and object code. A major issue in the construction of optimising compilers, as well as for source-code-based program analysis and verification tools, is presented by the aliasing problem. Aliasing means that a data location in memory may be accessed through different symbolic names in the program. Considering the C programming language, this usually means that multiple pointer variables in a program are referencing the same data object. Since those aliasing relations between symbolic names and data locations often arise unexpectedly during program execution, they may result in erroneous program behaviours that are particularly hard to trace and to debug.

Let us consider the C program given in Fig. 4.2. The program shows a rather uncomfortable way of implementing an endless loop. It declares a counter \( i \) of 32 bit length. In addition, two pointers \( p1 \) and \( p2 \) are used such that \( p2 \) points to \( i \) and \( p1 \) to the least significant 16 bits of \( i \). Hence, \( p1 \) and \( p2 \) are pointing to the same memory location. In the loop declaration (l. 8) we are now counting the data object pointed to by \( p1 \) from 0 up to 10 while setting the data object pointed to by \( p2 \)
$ gcc -O2 e_loop.c $ gcc -O2 e_loop.c $ gcc -O1 e_loop.c
$ ./a.out $ ./a.out $ ./a.out
bfc76f2c: 10 bfc76f2c: 0
bfc76f2c: 0 bfc76f2c: 10
bfc76f2c: 0 bfc76f2c: 10

Figure 4.3: Output of the program given in Fig. 4.2 compiled with (a) gcc version 4.1.2 (left) and (b, c) gcc version 4.3.1 (right).

to 0 (l. 9) in every loop iteration. The code should loop forever and the printf() statements in ll. 11 to 13 should never be reached. However possible behaviours of the program are presented in Fig. 4.3.

The different outcomes of the program execution can be explained as a result of unsound/different assumptions made about pointer aliasing by the developer and the compiler, in connection with different optimisations applied to the code. In the first and second case, the compiler is invoked with the option “-O2”, enabling several optimisations along with the assumption that pointers of different types do not alias (in compliance with ISO/IEC 9899:1999).

We may now look at the same program at assembly level. Fig. 4.4 shows an

Figure 4.4: Excerpt of the disassembled code from Fig. 4.3b.
excerpt of the assembly code obtained by disassembling the program which produced the output shown in Fig. 4.3 using the objdump disassembler. We can easily spot (at instructions 80483cf and 80483d6) that \( p1 \) and \( p2 \) are indeed pointing to the same location in memory. We can also see that \( *p2 \) is actually written before \( *p1 \). This is unexpected when looking at the source code, but valid when the compiler’s point of view as it assumes that the two pointers do not alias. As another consequence of this assumption, \( eax \) is never reloaded from the memory location to which \( p1 \) and \( p2 \) point.

The above example shows that source-code-based analysis tools have to decide for a particular semantics of the source language, which may not be the one that is actually used by a compiler to translate the code into an executable. Hence, results obtained by analysing the source code may not necessarily meet a program’s runtime behaviour.

While the above example motivates the analysis of compiled programs, doing so does not provide a generic solution for dealing with pointer aliasing. Consider the following lines of C code:

```c
int i, *p1 = &i, *p2 = NULL;
if (condition) { p2 = &i; }
```

In this case, after line 2, we cannot determine whether \( p1 \) and \( p2 \) do alias or not, regardless of the program representation we chose. However, we may attempt to do a path-sensitive analysis of the program and consider the path in which \( \text{condition} \) evaluates to true and hence \( p1 \) and \( p2 \) do alias, separated from the path in which \( \text{condition} \) does not hold. Of course this is not feasible in general as programs may have infinitely many paths. Our assumption is that for the application domain of device drivers – relatively short programs – our approach will scale well enough in order to find previously unknown errors. Our results presented in Section 4.5 demonstrate that this is true.

## 4.2 Valgrind’s Intermediate Representation Language

A program under consideration is stored by us in an intermediate representation (IR) borrowed from Valgrind [Nethercote and Seward, 2007], a framework for dynamic binary instrumentation. The IR consists of a set of basic blocks containing a group of statements such that all transfers of control to the block are to the first statement in the group. Once the block has been entered, all statements in the group are
<reg> ::= <CPU register number>
<treg> ::= <Temporary register number>
<type> ::= <I8 | I16 | I32>

<statement> ::= 
| <treg>:<type>
| PUT (reg) = <<treg>|<<val>:<type>>
| <treg> = GET:type (reg)
| ST <<treg>|<<val>:I32>> = <<treg>|<<val>:<type>>
| <treg> = LD:type <<treg>|<<val>:I32>>
| GOTO (<<treg>|<<val>:I32>>)
| IF (treg) <statement>
| EXIT
| <treg> = ADD:type (<<treg>|<<val>:<type>>, <<treg>|<<val>:<type>>)
| <treg> = AND:type (<<treg>|<<val>:<type>>, <<treg>|<<val>:<type>>)
| ... 
| <treg> = Xor:type (<<treg>|<<val>:<type>>, <<treg>|<<val>:<type>>)

Figure 4.5: Basic syntax of Valgrind’s IR language

executed sequentially. Hence, a basic block has exactly one entry point but may have multiple exit points. The IR is basically a typed assembly language in static-single-assignment form [Cytron et al., 1991; Leung and George, 1999] using temporary registers and some memory for storing the guest state, i.e., registers available in the CPU the program is originally compiled for.

In Valgrind’s IR all arithmetic expressions, including address arithmetic, are decomposed into simple expressions with a fixed number of operands using temporary registers for intermediate results. Furthermore, all load and store operations to memory cells as well as to the guest state are made explicit. Hence, normalising a program by transforming it into its IR increases the number of separate instructions as each CPU instruction is usually expanded into multiple IR instructions. However, this proceeding reduces the complexity of the program’s representation because IR instructions are relatively simple and free of side effects.

The basic syntax of Valgrind’s IR is illustrated in Fig. 4.5. The meaning of the different constructs in the language is as follows:

treg:type : temporary register declaration

PUT : stores a value or the contents of a temporary register in a CPU register

GET : load a CPU register into a temporary register
<table>
<thead>
<tr>
<th>IA32 Assembly</th>
<th>IR Instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>xor %eax,%eax</td>
<td>( t9 = \text{GETI32}(0) ); ( t9 := \text{eax} )</td>
</tr>
<tr>
<td></td>
<td>( t8 = \text{GETI32}(0) ); ( t8 := \text{eax} )</td>
</tr>
<tr>
<td></td>
<td>( t7 = \text{Xor32}(t9,t8) ); ( t7 := t9 \text{ xor } t8 )</td>
</tr>
<tr>
<td></td>
<td>( \text{PUT}(0) = t7 ); ( \text{eax} := t7 )</td>
</tr>
<tr>
<td>lea -0xc(%ebp),%ebx</td>
<td>( t42 = \text{GETI32}(20) )</td>
</tr>
<tr>
<td></td>
<td>( t41 = \text{Add32}(t42,0xFFFFFFF4:32) )</td>
</tr>
<tr>
<td></td>
<td>( \text{PUT}(12) = t41 )</td>
</tr>
</tbody>
</table>

Figure 4.6: First two instructions of Fig. 4.4 and their respective IR instructions.

**ST**: stores a value or the contents of a temporary register at a heap location identified by a value or a temporary register

**LD**: loads the contents of a heap location identified by a value or a temporary register to a temporary register

**GOTO**: Makes program execution proceed at the program location identified by a value or a temporary register

**IF**: Conditional execution of a statement if the first parameter equals 1

**EXIT**: finish program execution

**other operations**: Apart from the instructions explained above, the IR language consists of various statements for arithmetical operations and other transformations on temporary registers. These instructions do always have up to four parameters. The result of the operation is stored in a previously declared but not assigned temporary register, preserving the static single assignment form of the IR. To give some examples, we have added the ADD and AND instructions above. Their semantics is self-explanatory.

**memory allocation**: The IR does not provide mechanisms for allocating or deallocating objects on the heap or stack. Instead, the GOTO statement is used to denote jumps to allocators and de-allocators provided by the operating system. Since model checking the operating system’s memory management facilities itself is currently not in the scope of our research, we do not translate functions like `malloc()` or `free()` into their IR representation but provide a semantics for the entire function call.

The example for IR instructions given in Fig. 4.6 shows that our chosen intermediate representation consists of a few basic elements such as temporary registers.
denoted with $t_{<n>}$, \textit{GET} and \textit{PUT} statements to access machine registers identified by integers, as well as arithmetic and boolean operations such as \textit{Add}, \textit{And} and \textit{Xor}. Note that the latter instructions operate on temporary registers or literals only. In addition to those statements, there are also \textit{LD} and \textit{ST} instructions for loading and storing data to and from the main memory, respectively. An important feature of the IR is that all operations and registers are typed. While machine registers are always 8 bits long, temporary registers may have a length of 1, 8, 16, 32 or 64 bits. As a result of this, the statement $t9 = \text{GET:I32(0)}$ means that $t9$ is generated by concatenating the machine registers 0 to 3. As each IR block is in static single assignment form with respect to the temporary registers, $t9$ is assigned only once within a single IR block.

Valgrind’s IR takes special care of the \texttt{EFLAGS} register of Intel x86 microprocessors. The \texttt{EFLAGS} register is the status register of these CPUs, containing the current state of the processor. The register may be updated by various instructions. Especially arithmetical operations may update the register’s \texttt{Carry}, \texttt{Zero} and \texttt{Signed} bits depending on the result of the operation. Valgrind’s IR does not force the computation of these flags for each arithmetic operation. Instead, IR-instructions storing the parameters of the last operation that may have updated the \texttt{EFLAGS} register are generated so that the actual flag assignment may be computed when it is needed at a later point in program execution, i.e. for evaluating a guarded jump statement. An example for these additional IR instructions is given in Fig. 4.7: the IR instructions marked with the comment “\texttt{EFLAGS:}” denote the storing of the \texttt{Sub32} operation and the two operands in additional machine registers that have no corresponding representation in actual IA32 CPUs.

\begin{table}[h]
\begin{tabular}{|c|c|}
\hline
\textbf{IA32 Assembly} & \textbf{IR Instructions} \\
\hline
\texttt{sub $0x8,%esp} & \texttt{PUT(60) = 0x8048377:I32} ;; put PC \\
\texttt{t4 = GET:I32(16)} & \texttt{;; get ESP into t4} \\
\texttt{t2 = Sub32(t4,0x8:I32)} & \texttt{;; t2 = t4 - 0x8} \\
\texttt{PUT(32) = 0x6:I32} & \texttt{;; EFLAGS: operation} \\
\texttt{PUT(36) = t4} & \texttt{;; EFLAGS: first operand} \\
\texttt{PUT(40) = 0x8:I32} & \texttt{;; EFLAGS: second operand} \\
\texttt{PUT(16) = t2} & \texttt{;; put new ESP} \\
\hline
\end{tabular}
\end{table}

Figure 4.7: Valgrind IR: \texttt{EFLAGS} usage.
4.2.1 A semantics for Valgrind’s IR

We define a simple operational semantics for the operations in Valgrind’s IR language in terms of bit vector arithmetic.

**Definition 1 (Bit Vector)** A bit vector $b$ is a vector of bits with a given length $l$ (or dimension):

$$b : \{0,...,l-1\} \rightarrow \{0,1\}$$

The set of all $2^l$ bit vectors of length $l$ is denoted by $bvec_l$. The $i$-th bit of the bit vector $b$ is denoted by $b_i$ [Kroening and Strichman, 2008].

To give a semantics to the different IR instructions we use command-state pairs $\langle c, (t, r, h) \rangle$ where $c$ is a command (i.e. an IR instruction with its parameters) and the triple $(t, r, h)$ represents the program state with $t$ holding the temporary register assignment, $r$ the CPU register assignment and $h$ the current heap. As shown in Definition 3, our semantics is based on three partial functions $\text{Registers}$, $\text{TempRegisters}$ and $\text{Heap}$ representing the program state.

**Definition 2 (Basic Definitions)**

$$\begin{align*}
\text{Types} &= \{I1, I8, I16, I32\} \\
\text{Addresses} &= bvec_{32} \\
\text{Values} &= bvec_1 \cup bvec_8 \cup bvec_{16} \cup bvec_{32}
\end{align*}$$

**Definition 3 (Program State)**

$$\begin{align*}
\text{Registers} &= \text{Int} \rightarrow bvec_8 \\
\text{TempRegisters} &= \text{Int} \rightarrow (\text{type} \in \text{Types}, \text{val} \in \text{Values} \cup \{\perp\}) \\
\text{Heap} &= \text{Addresses} \rightarrow bvec_8
\end{align*}$$

$$\text{States} = \text{TRegisters} \times \text{ Registers} \times \text{Heap}$$

Note that programs compiled for IA32 may make use of 64-bit operations and registers. Common examples for this are Intel’s Multi Media Extension (MMX) instructions and registers. However, as the handling of those 64-bit data types is largely equivalent to 32-bit register handling. For the sake of conciseness we omit these types here. Of course, they are supported by the SOCA Verifier. Further
details on Intel’s architecture, instructions and register layout can be found in [Intel Corporation, 2009].

**CPU register access.** CPU registers are accessed via the PUT and GET instructions. The simplest case for those is probably the PUT instruction with only literal parameters, which we use as an example for explaining our notation below.

**Definition 4 (PUT with literal parameters)**

\[
\begin{align*}
\langle \text{PUT}(\text{reg}) = \text{val} \in \text{Values}: \text{type} \in \text{Types}, (t,r,h) \rangle & \mapsto \begin{cases} 
(t, [r|\text{reg} : \text{val}], h) & \text{if type = I8} \\
(t, [r|\text{reg..reg + 1} : \text{val}], h) & \text{if type = I16} \\
(t, [r|\text{reg..reg + 3} : \text{val}], h) & \text{if type = I32}
\end{cases}
\end{align*}
\]

Let us explain this definition: The PUT instruction has three parameters. The first of those is \text{reg} and denotes the first CPU register we are going to write to. The second parameter is \text{val}, the value we are going to write to \text{reg}. The last parameter is \text{type} and tells us what size the bit vector \text{val} has, and respectively, how many CPU registers we have to use in order to store it.

The most complicated case arises if \text{type} equals I32 and hence \text{val} has to be handled as a bit vector of length 32. Since the CPU registers store bit vectors of size 8, we have to store \text{val} in four of those registers such that the concatenation of those four registers again results in \text{val}. We write

\[(t, r, h) \mapsto (t, [r|\text{reg..reg + 3} : \text{val}], h)\]

which means that only the \(r\) component of the originating \((t, r, h)\) is updated by the PUT instruction in such a way that after the execution of the PUT (denoted by \(\mapsto\)), the CPU registers \text{reg}, \text{reg} + 1, \text{reg} + 2 and \text{reg} + 3 will together hold the value of \text{val}, and hence

\[r(\text{reg}) \circ r(\text{reg} + 1) \circ r(\text{reg} + 2) \circ r(\text{reg} + 3) = \text{val}\]

holds true. The \(\circ\)-operator denotes the concatenation of two bit vectors.

Similar to the above definition of the PUT instruction with a literal operand, we can now easily give a semantics for more complicated cases such as PUT and GET with temporary registers being used as operands:

**Definition 5 (PUT with temporary registers)**
\[
\begin{aligned}
t(t_{\text{reg}}).val & \neq \bot \\
\langle \text{PUT}(\text{reg}) = t_{\text{reg}}, (t, r, h) \rangle & \rightsquigarrow \\
\begin{cases}
(t, [r|\text{reg} : t(t_{\text{reg}}).val], h) & \text{if } t(t_{\text{reg}}).\text{type} = I8 \\
(t, [r|\langle \text{reg}..\text{reg} + 1 \rangle : t(t_{\text{reg}}).val], h) & \text{if } t(t_{\text{reg}}).\text{type} = I16 \\
(t, [r|\langle \text{reg}..\text{reg} + 3 \rangle : t(t_{\text{reg}}).val], h) & \text{if } t(t_{\text{reg}}).\text{type} = I32
\end{cases}
\end{aligned}
\]

**Definition 6 (GET with temporary registers)**

\[
\begin{aligned}
t(t_{\text{reg}}).\text{type} = \text{type} \land t(t_{\text{reg}}).val & = \bot \\
\langle \text{reg} = \text{GET} : \text{type}(\text{reg}), (t, r, h) \rangle & \rightsquigarrow \\
\begin{cases}
([t|t_{\text{reg}}.val : r(\text{reg})], r, h) & \text{if } \text{type} = I8 \\
([t|t_{\text{reg}}.val : r(\langle \text{reg}..\text{reg} + 1 \rangle)], r, h) & \text{if } \text{type} = I16 \\
([t|t_{\text{reg}}.val : r(\langle \text{reg}..\text{reg} + 3 \rangle)], r, h) & \text{if } \text{type} = I32
\end{cases}
\end{aligned}
\]

**Byte ordering.** Importantly, Valgrind provides support for multiple different CPU architectures including our target architecture IA32, but also Motorola’s PowerPC CPUs and Acorn’s ARM processors. As a result, tools building upon Valgrind’s internals have to take special care in order to interpret word-aligned register and memory access correctly. For example, the IA32 supports only the use of the little-endian format for storing word-aligned data, which means that the least significant byte of a word-aligned data object is stored at the lowest address. PowerPC and ARM, on the other hand, support both, little-endian and big-endian (most significant byte first). However, in order to simplify logical and arithmetical operation that are carried out on temporary registers, we want those registers to hold values in the more natural big-endian format only, leaving byte-ordering conversions to the \text{PUT} and \text{GET} instructions, respectively. For the sake of simplicity, the semantic definitions of Valgrind’s IR language in this section are given for big-endian architectures.
**Arithmetic functions.** Besides PUT and GET, Valgrind's IR provides a large set of logical and arithmetical functions ranging from negation over widening, narrowing, bit-shifting and logical conjunction and disjunction to addition, multiplication and division. All these instructions require a fixed number of temporary registers or literals as parameters and store the output in a temporary registers. Since conventions for the widths of input and output bit-vectors as well as operation-specific information, i.e. on overflow handling, are provided in Valgrind's public header files, we only give an example for the ADD instruction here:

**Definition 7 (ADD with temporary registers)**

\[
\begin{align*}
    t(\text{sum}).\text{type} &= \text{type} \land t(\text{sum}).\text{val} = \bot \\
    t(\text{add1}).\text{val} \neq \bot &\land t(\text{add2}).\text{val} \neq \bot \\
\hline
    \langle \text{sum} = \text{ADD} : \text{type}(\text{add1}, \text{add2}), (t, r, h) \rangle \\
    \sim \begin{cases} 
        ([t|\text{sum}.\text{val} : (t(\text{add1}) + t(\text{add2})) \mod 2^8], r, h) & \text{if type } = \text{I}8 \\
        ([t|\text{sum}.\text{val} : (t(\text{add1}) + t(\text{add2})) \mod 2^{16}], r, h) & \text{if type } = \text{I}16 \\
        ([t|\text{sum}.\text{val} : (t(\text{add1}) + t(\text{add2})) \mod 2^{32}], r, h) & \text{if type } = \text{I}32
    \end{cases}
\end{align*}
\]

In the above definition + denotes arithmetic addition of two bit-vectors. As the resulting bit-vector is required to have the same size as the parameters, we truncate the result using the modulo operation. Other arithmetic functions can be defined along the lines of ADD.

**Memory access** Memory access is similar to register access. Here, ST (store) corresponds with PUT and LD (load) resembles the GET instruction. However, LD and ST are used to access the main memory of the computer system. The major difference to PUT and GET is that memory addresses are provided as 32-bit-wide parameters, either as literals or as temporary registers whose content has been computed by instructions preceding the current memory access. Hence, in different executions of the same code fragment, the location addressed by LD and ST is not static as with PUT and GET.
Again, we start with a simple case, namely ST with literal operands:

**Definition 8 (ST with literal operands)**

\[
\langle ST(addr \in Values : I32) = val \in Values : type, (t, r, h) \rangle \n\]
\[
\leadsto \begin{cases} 
(t, r, [h|addr : val]) & \text{if type } = I8 \\
(t, r, [h|(addr..addr + 1) : val]) & \text{if type } = I16 \\
(t, r, [h|(addr..addr + 3) : val]) & \text{if type } = I32
\end{cases}
\]

More commonly found are cases where temporary registers are used as parameters to the instructions:

**Definition 9 (ST with temporary registers)**

\[
t(addr).type = I32 \land t(addr).val \neq \bot \land \\
(\langle ST(addr) = src, (t, r, h) \rangle) \n\]
\[
\leadsto \begin{cases} 
(t, r, [h|t(addr).val : t(src).val]), & \text{if } t(src).type = I8 \\
(t, r, [h|(t(addr).val..t(addr).val + 1) : t(src).val]) & \text{if } t(src).type = I16 \\
(t, r, [h|(t(addr).val..t(addr).val + 3) : t(src).val]) & \text{if } t(src).type = I32
\end{cases}
\]

**Definition 10 (LD with temporary registers)**

\[
t(target).type = type \land t(target).val = \bot \land \\
t(addr).type = I32 \land t(addr).val \neq \bot \land \\
(\langle target = LD : type(addr), (t, r, h) \rangle) \n\]
\[
\leadsto \begin{cases} 
([t|target.val : h(t(addr).val)], r, h) & \text{if type } = I8 \\
([t|target.val : h((t(addr).val..t(addr).val + 1)]), r, h) & \text{if type } = I16 \\
([t|target.val : h((t(addr).val..t(addr).val + 3)]), r, h) & \text{if type } = I32
\end{cases}
\]

**Memory allocation and de-allocation.** For supporting memory allocation and de-allocation using APIs such as malloc() and free() as defined for ANSI-C, we extend the program state by a function HeapLocations. This function provides a mapping from addresses to meta-information on the respective memory cell. Note that the HeapLocations function has no meaning for the execution of the program under consideration and does not influence its results. Instead, it provides additional information that is usually hidden inside the operating system’s memory management facilities. Hence, the information stored here may vary with the properties to be checked.
**Definition 11 (Heap Locations)**

\[
\text{HeapLocations} = \text{Addresses} \rightarrow (\text{alloc: Bool, init: Bool})
\]

\[
\text{start} \in \text{Addresses, size} \in \text{bvec}_{32}
\]

\[
\text{States} = \text{TRegisters} \times \text{Registers} \times \text{Heap} \times \text{HeapLocations}
\]

In the context of this thesis we are interested in checking whether a particular pointer may only point to an address that belongs to a previously allocated location of the heap, and whether the respective memory cells have been initialised, i.e. written to, before they are read. Furthermore the start address and size of that location are required in order to be able to identify out-of-bounds access or invalid use of the de-allocators provided by the runtime environment of the program. According to Definition 11 we use \text{alloc}, \text{init}, \text{start} and \text{size} to retain the above information, respectively. The \text{HeapLocations} is denoted with \text{t} in the command-state pairs of the semantic definitions given below. The command-state pair has to be extended to \( \langle c, (t, r, h, l) \rangle \).

Below we give semantic definitions for a generic allocator MALLOC and de-allocator FREE:

**Definition 12 (MALLOC)**

\[
t(\text{addr}).\text{type} = \text{I}32 \land t(\text{addr}).\text{val} = \bot \land
\]

\[
t(\text{size}).\text{type} = \text{I}32 \land t(\text{size}).\text{val} \neq \bot \land
\]

\[
(\text{l(loc..(loc+t(\text{size}).val-1)).alloc = false} \lor \text{loc = 0}) \cap \text{loc = 0}
\]

\[
\langle \text{addr = GOTO MALLOC(size), (t, r, h, l)} \rangle
\]

\[
\sim \begin{cases} 
\langle [t|\text{addr.val = 0}], r, h, l \rangle & \text{if } t(\text{size}).\text{val} = 0 \land \text{loc = 0} \\
\langle [t|\text{addr.val = loc}], r, h, [l|\text{loc..(loc+t(\text{size}).val-1)) :} \\
\quad \text{(true, false, loc, t(\text{size}).val)} \rangle & \text{if } t(\text{size}).\text{val} \neq 0 \land \text{loc = 0}
\end{cases}
\]

Here the \( \cap \)-operator denotes a non-deterministic choice between the two cases

\[
l(\text{loc..(loc+t(\text{size}).val-1)).alloc = false} \lor \text{loc = 0}
\]

success or failure due to lack of free memory or fragmentation and

\[
\text{loc = 0}
\]

non-deterministic failure.
Definition 13 (FREE)
\[ t(\text{addr}).\text{type} = 132 \wedge t(\text{addr}).\text{val} \neq \perp \]
\[
\langle \text{GOTO FREE}(\text{addr}), (t, r, h, l) \rangle \\
\sim \begin{cases} 
(t, r, h, l) & \text{if } t(\text{addr}).\text{val} = 0 \\
(t, r, h, [l\langle t(\text{addr}).\text{val}..(t(\text{addr}).\text{val} + l(t(\text{addr}).\text{val}).\text{size} - 1) \rangle : 
\langle \text{false, false, 0, 0} \rangle) & \text{else}
\end{cases}
\]

Of course, extending the definition command-state pair also requires us to provide a new definition of the ST operation:

Definition 14 (ST with temporary registers)
\[ t(\text{addr}).\text{type} = 132 \wedge t(\text{addr}).\text{val} \neq \perp \wedge \\
t(\text{src}).\text{val} \neq \perp \]
\[
\langle \text{ST}(\text{addr}) = \text{src}, (t, r, h, l) \rangle \\
\sim \begin{cases} 
(t, r, [h\langle t(\text{addr}).\text{val} : t(\text{src}).\text{val} \rangle, 
[l\langle t(\text{addr}).\text{val}.\text{init} : \text{true} \rangle), & \text{if } t(\text{src}).\text{type} = 18 \\
(t, r, [h\langle t(\text{addr}).\text{val}..t(\text{addr}).\text{val} + 1) : t(\text{src}).\text{val} \rangle, 
[l\langle t(\text{addr}).\text{val}..t(\text{addr}).\text{val} + 1).\text{init} : \text{true} \rangle) & \text{if } t(\text{src}).\text{type} = 116 \\
(t, r, [h\langle t(\text{addr}).\text{val}..t(\text{addr}).\text{val} + 3) : t(\text{src}).\text{val} \rangle, 
[l\langle t(\text{addr}).\text{val}..t(\text{addr}).\text{val} + 3).\text{init} : \text{true} \rangle) & \text{if } t(\text{src}).\text{type} = 132
\end{cases}
\]

All other instructions require minor changes only as they do not perform updates to HeapLocations. For conciseness we do not present these minor modifications here.

When looking at real operating system kernels, we will notice that there are usually additional allocators and de-allocators available. Also functions mapping and unmapping parts of the file system or memory from devices attached to the system bus into the address space of the program to be analysed, are currently considered as if they were performing allocation, de-allocation as well as initialisation of memory cells. Furthermore, those functions may have additional parameters identifying a particular area of the heap in which the newly allocated memory chunk should be placed in, or control other aspects of the allocator’s behaviour. For the sake of simplicity we ignore these details here. Of course, an implementation of our analysis framework has to account for some of those details while others may be irrelevant with respect to the properties we want to check.

Please note that the preconditions of the semantic definitions above only consider integrity properties of the intermediate representation. Let us for example have another look at the LD instruction. Its preconditions are:
\[ t(\text{treg}).\text{type} = \text{type} \wedge t(\text{treg}).\text{val} = \perp \]
We only require the type of the target register matching the type of the load instruction and the target register not being previously initialised. The first precondition makes sure that we are neither loosing some bits of the result nor adding uninitialised data to the program’s execution. The latter condition guarantees that the static single assignment form of the IR is preserved.

As we are reasoning about pointer safety,

\[ t(\text{addr}).\text{val} \neq 0 \]

would be another important safety property of the program, expressing that the address to be dereferenced shall not hold the value NULL. However, since NULL is a valid register assignment that solely has a special semantics with respect to pointer operations, it is not a integrity property of the IR.
4.3 Symbolic Execution

In this section we introduce a novel approach to verifying properties in software components based on bounded path-sensitive symbolic execution of compiled and linked programs as illustrated in Fig. 4.3. The basic idea behind our approach employs well-known techniques including symbolic program execution, SMT solving and program slicing. However, implementing it in a way that renders the techniques scalable up to the application domain of Linux device drivers is a challenging task.

As shown in the illustration, we automatically translate a program given in its object code into an intermediate representation (IR), borrowed from the Valgrind binary instrumentation framework [Nethercote and Seward 2007], by iteratively following each program path and resolving all target addresses of computed jumps and return statements. From the IR we generate systems of bit-vector constraints for each execution path, which reflect the path-relevant register and heap contents of the program under analysis. We then employ the Yices SMT solver [Dutertre and de Moura 2006] to check the satisfiability of the resulting constraint systems and thus the validity of the path. This approach also allows us to add in a range of pointer safety properties, e.g., whether a pointer points to an allocated address, as simple assertions over those constraint systems.

In contrast to other methods for software verification, our technique does not employ program abstraction but only path-sensitive and heap-aware program slicing, which means that our slices are not computed over the entire program but only over a particular path during execution. Furthermore, we do not consider the heap as one big data object but compute slices with respect to those heap locations that are data-flow dependents of a location in a program path for which a property is being checked. A safe over-approximation is used for computing these slices. In addition, our technique leaves most of the program’s input (initially) unspecified in order to allow the SMT solver to search for subtle inputs that will drive the program into an error state. Obviously, our analysis by symbolic execution cannot be complete: the search space has to be bounded since the total number of execution paths and the number of instructions per path in a program is potentially infinite. However, our experimental results will show that this boundedness is not a restriction in practice: many programs are relatively “shallow” and may still be analysed either exhaustively or up to an acceptable depth.
Figure 4.8: Starting from a given function entry point, each instruction is translated into IR.

Figure 4.8b: In order to construct paths, the IR is systematically traversed in depth-first fashion up to a certain width and depth.

Figure 4.8: Illustration of the SOCA technique.
Figure 4.8: To decide which paths of the program are feasible, assertions are generated at decision points. For program statements facilitating memory access, we also generate assertions expressing the relevant pointer-safety properties at this instruction.

For each assertion we compute a path-sensitive program slicing containing only those program statements that affect the decision variable or pointer, and hence are required for checking the satisfiability of assertions.
Figure 4.8: The slice and assertions are translated into a bit-vector constraint problem, which then checked for satisfiability by invoking the Yices SMT solver.

Figure 4.8: Illustration of the SOCA technique.
Using the operational semantics for Valgrind’s IR language as outlined in the previous section, we are now able to translate IR instructions into bit-vector constraint systems for Yices\textsuperscript{2} \cite{Dutertre2006}. Given that the IR is in static single assignment form we can simply translate an instruction such as the first \texttt{PUT} statement from Fig. 4.6 as follows:

<table>
<thead>
<tr>
<th>IR Instruction</th>
<th>Constraint Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{PUT(0) = t7}</td>
<td>(define r0::(bitvector 8)(bv-extract 31 24 t7))</td>
</tr>
<tr>
<td></td>
<td>(define r1::(bitvector 8)(bv-extract 23 16 t7))</td>
</tr>
<tr>
<td></td>
<td>(define r2::(bitvector 8)(bv-extract 15 8 t7))</td>
</tr>
<tr>
<td></td>
<td>(define r3::(bitvector 8)(bv-extract 7 0 t7))</td>
</tr>
</tbody>
</table>

Note that the CPU registers are assigned in “reverse byte order”, i.e. with the least significant 8 bits in \texttt{r0} and the most significant bits in \texttt{r3}, to the temporary registers. That is because the above constraints are generated from a binary compiled for IA32 which uses this particular encoding, while arithmetic expressions in Yices are implemented for bit-vectors that have the most significant bit at position 0. Since access operations to the guest state may be 8, 16, 32 or 64 bit aligned, we have to use two different encodings here.

Similar to the \texttt{PUT} instruction we can express \texttt{GET} or the \texttt{Xor} and \texttt{Add} instructions in terms of bit-vector constraints for Yices:

<table>
<thead>
<tr>
<th>IR Instruction</th>
<th>Constraint Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>\texttt{t9 = GET:I32(0)}</td>
<td>(define t9::(bitvector 32) (bv-concat (bv-concat r3 r2) (bv-concat r1 r0)))</td>
</tr>
<tr>
<td>\texttt{t7 = Xor32(t9,t8)}</td>
<td>(define t7::(bitvector 32) (bv-xor t9 t8))</td>
</tr>
<tr>
<td>\texttt{t41 = Add32(t42, 0xFFFFFFFF4:I32)}</td>
<td>(define t41::(bitvector 32) (bv-add t42 (mk-bv 32 4294967284))</td>
</tr>
</tbody>
</table>

Since our analysis handles loops by unrolling them while exploring a path, a single instruction might appear multiple times in that path. Furthermore, the IR is in static single assignment form only with respect to the temporary registers within a

\textsuperscript{2}The syntax of Yices’ input language is explained at \url{http://yices.csl.sri.com/}
single IR block. Hence, we have to be more precise when generating variable names. The rule applied by the implementation of our technique appends the instruction’s location and the invocation number to each variable.

While the translation method explained above can be applied for operations working on registers and temporary registers only, it cannot be used for operations accessing the heap or stack. To explain this, let us consider the two IR statements:

01 STle(t5) = t32
02 t31 = LDle:I32(t7)

The semantics of those two statements is quite similar to that of \textit{PUT} and \textit{GET}. In order to be as close as possible to the actual IA32 architecture, we define the underlying memory representation as an array of memory cells of eight bits each that are accessed using an index of 32 bit length. Now we can define that the \textit{ST} will update the memory cells indexed by \texttt{t5..t5} + \texttt{3} by storing the value held by the 32-bit-wide temporary register \texttt{t32}. Of course, in order to do this, \texttt{t32} needs to be disassembled into 8-bit-wide bit-vectors in the same way as shown for the \textit{PUT} instruction above. Respectively, the \textit{LD} instruction will write the concatenation of the memory cells indexed by \texttt{t7..t7} + \texttt{3} to \texttt{t31}. Byte ordering issues apply in the same way as explained for register access above.

The main difference of these instructions to \textit{PUT} and \textit{GET} is that the target of the store or the source of the load instruction is variable and may be computed at runtime. In order to include these statements in our symbolic execution framework we have to express them in a very flexible way in order to allow the SMT solver to identify cases in which safety properties are violated.
Our representation of the main memory in Yices is that of a function from 32 bit wide bit-vectors (the pointer) to bit-vectors of size 8 (the memory cell, respectively). We write:

\[(\text{define heap} :: (\rightarrow \text{bitvector 32}) \text{ (bitvector 8)})\]

Now the above store instruction can be expressed as an update of that function:

\[
(\text{define heap} \cdot 0 :: (\rightarrow \text{bitvector 32}) \text{ (bitvector 8)})
\]

\[
(\text{update heap} ((\text{bv-add t5 (mk-bv 32 3)})) \text{ (bv-extract 7 0 t32)})
\]

\[
(\text{define heap} \cdot 1 :: (\rightarrow \text{bitvector 32}) \text{ (bitvector 8)})
\]

\[
(\text{update heap} \cdot 0 ((\text{bv-add t5 (mk-bv 32 2)})) \text{ (bv-extract 15 8 t32)})
\]

\[
(\text{define heap} \cdot 2 :: (\rightarrow \text{bitvector 32}) \text{ (bitvector 8)})
\]

\[
(\text{update heap} \cdot 1 ((\text{bv-add t5 (mk-bv 32 1)})) \text{ (bv-extract 23 16 t32)})
\]

\[
(\text{define heap} \cdot 3 :: (\rightarrow \text{bitvector 32}) \text{ (bitvector 8)})
\]

\[
(\text{update heap} \cdot 2 ((\text{bv-add t5 (mk-bv 32 0)})) \text{ (bv-extract 31 24 t32)})
\]

Constraints for the load instruction are generated analogous to the \textit{GET} as explained above.

\textbf{Encoding safety assertions.} Being able to translate the entire program into constraints makes it rather easy to express our properties given in Section 4.1 in terms of assertions on the resulting constraint systems. The simplest case for such an assertion is a null-pointer check. For the store instruction in the above example, we could state this assertion as:

\[
(\text{assert} (= t5 \text{ (mk-bv 32 0)}))
\]

If the resulting constraint system is satisfiable, Yices will return an evidence, i.e. a possible input assignment that will drive the program into a state in which \textit{t5} will be \texttt{NULL} at the above program point.

However, most memory safety properties require additional information to be known about the program’s current execution context. In particular, answering the question whether a pointer may point to an “invalid” memory area requires us to know, which cells are currently allocated. We retain this information by adding a function named \textit{HeapLocations} to our model that is updated whenever memory is allocated or de-allocated:

\[
(\text{define heaploc} :: (\rightarrow \text{bitvector 32}) \text{ (record alloc::bool init::bool start::(bitvector 32) size::(bitvector 32)))}
\]

We can now express a property saying that the pointer \textit{t5} has to point to an allocated address at the program point where it is dereferenced as:
Symbolic Object Code Analysis

(\texttt{assert (= (select (heaploc t5) alloc) false)})

All other properties mentioned in Section 4.1 may be expressed along the lines of those two examples. Most of them require further additional information, such as the API that has been used to allocate or deallocate some memory cells, to be added to the \texttt{HeapLocations} function. In order to reduce the size and search space of the resulting constraint systems, we check assertions one-by-one with a specialised \texttt{HeapLocations} function for each property.

\textbf{Symbolic execution.} The core component of our symbolic execution framework translates a given program starting from some entry point into its intermediate representation and then into bit-vector constraints. There are three cases in which we have to call Yices in order to check the generated constraints for satisfiability: (a) a given statement is a computed jump, e.g. \texttt{goto t7} or a function return. In those cases we have to compute the target address of the jump or return statement in order to be able to continue analysing this path of the program. (b) the statement contains a guard for a jump statement, e.g. \texttt{if (t13) goto 0x80483C8:I32}. Here we have to check whether the guarding condition may evaluate to true or false in order to be able to follow only branches for which the guard is satisfiable. (c) The last and most interesting case occurs when a temporary register is dereferenced as a pointer, e.g. \texttt{STle(t7) = t12}. In that case we want to check whether our memory safety assertions are satisfiable. This is done as described above.

However, in any case we do not run Yices on an entire path’s constraint system. Instead we compute a path-sensitive slice of that path. Program slicing, introduced in [Weiser, 1981], is a technique for automatically selecting only those parts of a program that may affect the values computed at some point of interest, based on its control and data flow. Within the last years, various slicing techniques have been developed. A comprehensive survey on these techniques is given in [Tip, 1994]. The approach to program slicing used in this paper employs a slicing algorithm based on program dependence graphs as introduced in [Ottenstein and Ottenstein, 1984] and extended for slicing multi-procedure programs in [Horwitz et al., 1990], using the notion of a system dependence graph. In difference to conventional slicing as discussed above, our slices are computed over a single path instead of the entire program’s control flow. In that aspect, our approach to program slicing is similar to what has been introduced as \textit{dynamic slicing} in [Korel and Laski, 1990] and \textit{path slicing} in [Jhala and Majumdar, 2005]. By contrast with those approaches’ methods, we use conventional slicing criteria \((L, \text{var})\) denoting a variable \texttt{var} that is used at program location \(L\). Slicing criteria for dynamic slicing and path slicing are given in terms of a well defined input to a program or a (potentially infeasible)
counterexample trace, as well as a location of interest and a set of variables. In
difference to that, our approach aims to compute inputs that will lead to a particular
path being executed. Hence, we leave the program’s input initially unspecified. The
slice is then computed by collecting all statements of which \textit{var} is data dependent by
tracing the path backwards, starting from \textit{L} up to the program entry point. While
collecting flow dependencies is relatively easy for programs that do only use CPU
registers (and temporary registers in our IR), it becomes difficult when dependencies
to the heap and stack are involved.

\textbf{Handling memory access in slicing.} Let us have a second look at the \textit{LD} and
\textit{ST} statements from page 66. In order to compute a small slice for (02, t31) we have
to know whether the store statement in l. 1 may affect the value of \textit{t31}, i.e., whether
\textit{t5} and \textit{t7} may alias. We obtain this information by using Yices to iteratively compute
the potential address range that can be accessed through \textit{t5}. This is done by making
Yices compute an evidence, i.e. a possible assignment, \textit{e} for \textit{t5}, and the computing
further evidences \textit{e'} such that \textit{e} > \textit{e'} or \textit{e} < \textit{e'} holds, until the range is explored.
Of course this is an over-approximation as not the entire range may be addressable
by the pointer. However, using this abstraction presents a trade-off concerning only
the computation of minimal slices. That means, instead of computing and storing
all satisfying assignments for a particular pointer (2^{32} in the worst case), we are able
to keep the number of Yices runs as well as the amount of data to store small. As
a drawback, our technique may produce unnecessarily large slices in the presence of
symbolic pointers. Nevertheless, our approach is conservative with respect to the
property to be verified.

We store those ranges in a memory tree, an idea borrowed from [Ferdinand et al.,
2007], a model handling memory accesses and their access widths dynamically. The
approach uses a binary tree structure where each node is labelled with an interval
denoting the boundaries of the memory cells it represents. A leaf is labelled with a
set of points denoting the program points defining the memory cells represented by
the leaf.

By computing the address range possibly accessed by a pointer used in a load
statement, i.e. \textit{t7} in our case, and traversing the memory tree looking for memory
intervals overlapping with the range of \textit{t7}, we can now determine which store oper-
ations may affect the result of the load operation. Despite being conservative when
computing address ranges, our experience shows that most memory access opera-
tions end up having very few dependencies as most pointers evaluate to a concrete
address and not a range.
4.4 Complications and Optimisations

Handling computed jumps. A major issue when analysing compiled programs arises from the extensive use of code pointers and jump target computations. While most source-code based approaches simply ignore function pointers, this cannot be done when analysing object since code jump computations are too widely used here. Two examples for this are:

\begin{verbatim}
01 ;; Return statement:
02 t8 = GET:I32(16)
03 t9 = LDle:I32(t8)
04 t26 = Add32(t8,0x4:I32)
05 PUT(16) = t26
06 goto {Return} t9

01 ;; Call to a library function:
02 t0 = LDle:I32(0x80495D8:I32)
03 goto {Call} t0
\end{verbatim}

In both cases the target address of the jump has to be loaded from the memory and may differ in multiple invocations of the same instruction from different program contexts. In our approach, jump target addresses are determined in the same way as addresses for load and store operations. This is done by computing slices for \((t6, t9)\) or \((t3, t0)\) for the return statement or the function call, respectively and then iteratively computing the address ranges for the two pointers.

If Yices returns only one possible target address, we extend the program's control flow representation and the current path dynamically with the instruction blocks reachable for that target. On the other hand, if \(t9\) or \(t0\) are symbolic pointers, we terminate the path at this point since following each possible address would lead to an explosion in the number of paths, and also to unsound results since many pointer assignments may be due to missing information in the initial memory state, and hence may actually be infeasible in practice. However, the latter case happens rarely, practically only in case a function to be analysed gets a function pointer passed as its argument. We show in Section 4.5 that only a small percentage of drivers of our sample exhibit this behaviour, while the majority of drivers can be analysed exhaustively despite this limitation.

Optimising GET and PUT statements. One major problem with respect to the scalability of our approach arises from the vast number of GET and PUT statements shown in Fig. 4.6. The reason for this is in our adaptation of Valgrind’s IR: temporary registers are usually stored in the guest state at the end of each CPU instruction and may be reloaded in several following instructions. In fact, Valgrind is able to optimise the IR in a way that removes a majority of those statements.
However, in order to simplify the handling of jumps, we decided to turn this optimisation off. This allows each IR block to be entered at various points and hence saves us time and memory for translating and maintaining multiple IR blocks holding subsets of the instructions of another block. However the frequent de- and re-composing of temporary registers into 8-bit-wide guest-state registers and back into temporary registers introduces lots of additional variables in the SMT solver and makes it run out of memory rather quickly.

An efficient way around this issue is to optimise unnecessary GET and PUT operations away based on the actual path we are analysing. Let us look at another piece of IR obtained from the example program shown in Fig. 4.4:

```plaintext
;; 0x80483cb (cmp)          ;; 0x80483d9 (jle)
t25 = GET:I16(0)            t49 = GET:I32(32)
IR-NoOp                      t50 = GET:I32(36)
PUT(32) = 0x5:I32           t51 = GET:I32(40)
t43 = 16Uto32(t25)           t52 = GET:I32(44)
PUT(36) = t43                t53 = x86g_calculate_condition[mcx=0x13]
PUT(40) = 0x9:I32           {0x808c940}(0xE:I32,t49,t50,t51,t52):I32
PUT(44) = 0x0:I32           t48 = 32to1(t53)
...                           if (t48) goto {Boring} 0x80483c8:I32
```

We see that the `cmp` instruction is decomposed into several instructions. Four of those are PUT statements storing values to registers of the guest state. The same registers are read by the GET statements at the beginning of the `jle` instruction and there are no further write operations to these registers in between, while the temporary registers are in static single assignment form in any case. However, we can also see that the temporary registers written to the guest state have the same size as the ones that are read; hence they will hold the same values and no byte-ordering conversions are required. Hence, we may simply remove the affected PUT and GET statements by assigning, for example $t50 = t43$, or go even further and replace the temporary register $t50$ in the `x86g_calculate_condition` statement with $t43$.

There are several cases where this optimisation is not possible. Examples for this are code sequences in which a 32-bit value is written to the guest state and a 16-bit value is read at a later point in the program flow from the same register. In those cases the changes of the byte-ordering performed by PUT and GET operations are required to preserve the semantics of the program we are analysing.

Practical results show that this simple optimisation reduces the memory consumption of Yices for large constraint systems (> 10,000 constraints) by up to 90%.
Hence it prevents a large quantity of Yices runs from terminating without returning a result due to timeouts or memory exhaustion.

**Determining a valid initial memory state.** Another challenge when implementing symbolic execution as an SMT problem is given by the enormous search space that may result from leaving the program’s initial memory state undefined. As a result, the SMT solver tends to run out of memory regularly, or slows down the whole analysis. Furthermore, even unsound results in pointer computations are possible as those regularly employ fixed values taken from the initial heap or stack of the binary program.

To make our approach scale to the desired application domain, we compute an initial memory tree from the information given in the device driver’s object code. For all loadable program sections assigned in the binary (cf. [Tool Interface Standards (TIS) Committee, 1995]), we create leave nodes in the memory dependency tree as explained in Section 4.3. If our analysis determines that a particular address or range of addresses is accessed by a pointer within a slice, we generate constraints for the initial memory cell assignment of that particular range of addresses and prepend them to the constraints in the slice before passing the entire constraint system to the SMT solver.

As we explain in Chapter 5, OS components including functions taken from device drivers, make regularly use of an external data environment consisting of heap objects allocated and initialised by other modules of the OS. Hence, this data environment cannot be inferred from the information available in the program binary. In Chapter 5 we show that data environments can easily be embedded into the analysis by adding just a few lines of C code as a preamble to our analysis. However, doing so requires one to have specific knowledge of the employed data objects employed by a function to be analysed. Hence, doing so is not a difficult task in general but could not be done for the large number of functions analysed in Section 4.3. As a result of this, our analysis reports higher ratios of false-positive errors than initially expected.

### 4.5 Experimental Results

In order to evaluate the SOCA technique with respect to its ability to correctly identify pointer safety issues as well as to evaluate its performance when analysing operating system components, the SOCA Verifier, which implements our technique, was developed. In this section we outline the SOCA Verifier’s architecture and report on extensive experiments conducted by applying the SOCA verifier to a benchmark...
suite for software model checkers as well as to a large set of Linux device drivers.

### 4.5.1 Tool Development

The current implementation of the SOCA Verifier is written in C, mainly for facilitating integration with Valgrind’s VEX library (cf. [Nethercote and Seward, 2007], [Valgrind, 2009]). In Fig. 4.9 we outline the Verifier’s software architecture. The components developed for this thesis are those labelled as “SOCA Core components”, comprising of a total of 15,000 lines of code (LOC). We interface with three external components that are used for parsing binary program files in the ELF format (libELF, [Koshy, 2009]), translating CPU instructions into IR (Valgrind’s VEX Library, [Valgrind, 2009]) and for solving bit-vector constraint problems (Yices, [Dutertre and de Moura, 2006]). All these components are available for multitude of different computer architectures. Hence, we believe that the SOCA Verifier can be easily adapted to check programs for platforms other than IA32.

As shown in Fig. 4.9 the core components of the SOCA Verifier comprise a Program Flow Analyser, a Slicer, a Constraint Generator and a Constraint Optimiser. The Program Flow Analyser is the central component of our tool. It consists of about 4300 LOC implementing the systematic traversal of the object code in a depth-first manner, passing every instruction reachable from a given program entry point to the VEX library in order to obtain its IR. The Flow Analyser then iden-
Sym b olic Ob ject Co de Analysis

tifies control dependencies and data dependencies for each IR statement based on traditional data flow analysis (cf. Nielson et al., 1999), and generates assertions for branching conditions and pointer dereferences. The assertions are then used as slicing criteria by the Slicer (1400 LOC), which computes a path-slice for the slicing criterion with respect to the path currently analysed. Slices are passed to the Constraint Generator and further to the Constraint Optimiser which transform the IR statements of a slice into bit-vector constraints for Yices as explained above. These two components are the biggest part of the SOCA Verifier, consisting of 5800 LOC which is due to the multitude of different IR instructions that have to be translated into constraints.

For the purpose of analysing operating system components, our implementation of the Constraint Generator is fairly complete with respect to the supported IR statements. We currently support 74 out of about 110 instructions commonly used in optimised driver binaries. Floating point arithmetic (which is not used within the Linux kernel), operations working on 64-bit registers and a large number of CPU extensions recently integrated into IA32 processors for multimedia acceleration, are largely unsupported at the moment. However, with the existing tool framework we have available implementing a new CPU instruction usually takes not more than 30 LOC and can be done within hours. Hence, we believe that our tool can easily be completed and even extended to cope with new application domains such as analysing application level programs rather than operating system components.

4.5.2 Small Benchmarks: Verisec

For enabling qualitative comparison of our technique with other tools we applied the SOCA verifier to the Verisec benchmark suite [Ku et al., 2007]. Verisec consists of 298 test cases (149 faulty programs and 149 corresponding fixed programs) for buffer overflow vulnerabilities taken from various open source programs. These test cases are given in terms of C source code and provide a configurable buffer size, set to 4 in the experiments conducted by us. The test cases had to be compiled to binaries using gcc in order to be analysed by the SOCA verifier. In previous work [Kroening et al., 2008; Ku et al., 2007] the benchmark suite has been used to evaluate the C-code model checkers SatAbs [Clarke et al., 2005] and LoopFrog [Kroening et al., 2008]. For comparison of our technique, we use the metrics proposed in [Zitser et al., 20043] in Table 4.1 we report the detection rate $R(d)$, the false positive rate $R(f)$ and the discrimination rate $R(\neg f|d)$. The latter is defined as the ratio of test cases for which an error is correctly reported, while it is, also correctly, not reported in

3We do not use Zitser’s test suite as it is not publicly available.
Table 4.1: Detection rate $R(d)$, false positive rate $R(f)$ and discrimination rate $R(\neg f|d)$ for SatAbs, LoopFrog and SOCA

|                     | $R(d)$ | $R(f)$ | $R(\neg f|d)$ |
|---------------------|--------|--------|---------------|
| SatAbs (from [Ku, 2008]) | 0.36   | 0.08   | n/a           |
| LoopFrog (from [Kroening et al., 2008]) | 1.0    | 0.26   | 0.74          |
| SOCA                | 0.66   | 0.23   | 0.81          |

the corresponding fixed test case. Hence tools are penalised for not finding bugs, but also for not reporting a fixed program as safe.

As the above table shows, our technique reliably detects the majority of buffer overflow errors in the benchmarking suite. However, our detection rate is still lower than the one reported for the LoopFrog tool. An explanation for this can be found in the nature of the given test cases: in most test cases, static arrays are declared together with other program variables at the beginning of a main() function. This program setup renders the benchmarking suite easily comprehensible for source-code based verification tools since the bounds of the different data objects are clearly visible in the source-code representation. However, in the object code obtained by compiling the test case, the boundaries of data objects are not visible anymore. For example, an array consisting of four one-byte elements followed by a 32-bit index variable results in an 8-byte data section in the binary only, making it virtually impossible to discriminate between the array and the index variable. While source-code based techniques may be able to identify an overflow error in this scenario as soon as the array is accessed at a position greater than three, the SOCA technique will only be able to notice it when an access exceeding the bounds of the program’s data segment (i.e. at indices greater than 7) occurs. This renders our tool less efficient for analysing programs with small, statically declared buffers.

However, the SOCA technique still shows a lower false positive rate and a better discrimination rate than the other tools. Remarkable is also that the SOCA verifier failed for only four cases of the Verisec suite: once due to memory exhaustion and three times due to unimplemented features in our tool which can easily be added by investing more development efforts. According to Ku [Ku, 2008], the SatAbs tool crashed in 73 three cases and timed out in another 87 cases. Ku’s experiments were conducted with a timeout of 30 minutes. As shown in Fig. 4.10a, the runtime of the SOCA verifier exceed this time in only 7 cases.

Despite having used a benchmark suite providing examples which are in favour of source-code analysis, our results show that object-code analysis as implemented in the SOCA Verifier can compete with state-of-the-art source-code checkers. However,
as our tool analysis object code, it can be employed in a much wider application domain. Unfortunately, benchmarking suites that include dynamic allocation and provide examples of pointer safety errors other than buffer overflows are, to our knowledge, not available.

In addition to the above comparison with other verification tools, Fig. 4.10 gives an overview of the SOCA Verifier’s general performance for small-scale programs. Fig. 4.10a shows the CPU times consumed for analysing the different test cases in the Verisec suite. It can be seen that the vast majority of test cases is analysed within less than three minutes per test case. Only in 38 cases this time is exceeded due to extensive loop unrolling. However, as presented in Table 4.2 the average computation time consumed per test case is 18.5 minutes. In total, about 92 CPU hours have been used. Employing a 16-core compute box with 2.3 GHz clock speed per CPU and a total of 256 GB of RAM, the experiment was conducted in about 6 hours.

In Fig. 4.10b we show the behaviour of Yices for solving the constraint systems generated by the SOCA Verifier. For the Verisec suite, a total of 11,994,834 con-

Figure 4.10: Performance results for the Verisec suite. Left: (a) numbers of test cases verified by time. Right: (b) numbers of constraint systems solved by time.
Table 4.2: Performance statistics for the Verisec suite

<table>
<thead>
<tr>
<th></th>
<th>average</th>
<th>standard deviation</th>
<th>min</th>
<th>max</th>
<th>total</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>per test case</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>total runtime</td>
<td>18m30s</td>
<td>1h33m</td>
<td>162ms</td>
<td>15h21m</td>
<td>91h54m</td>
</tr>
<tr>
<td>slicing time</td>
<td>28s</td>
<td>41s808ms</td>
<td>28ms</td>
<td>5m15s</td>
<td>2h19m</td>
</tr>
<tr>
<td>Yices time</td>
<td>17m59s</td>
<td>1h33m</td>
<td>110ms</td>
<td>15h20m</td>
<td>89h19m</td>
</tr>
<tr>
<td>no. of CS</td>
<td>4025.11</td>
<td>173.76</td>
<td>11</td>
<td>8609</td>
<td>11994834</td>
</tr>
<tr>
<td>pointer operations</td>
<td>8.73</td>
<td>37.74</td>
<td>4</td>
<td>242</td>
<td>2603</td>
</tr>
</tbody>
</table>

| **per Yices invocation** |         |                    |       |       |         |
| runtime               | 267ms   | 4s986ms            | 1ms   | 5m    | 88h59m  |
| CS size               | 891.64  | 7707.95            | 0     | 368087|         |
| memory usage          | 6.82MB  | 46.54MB            | 3.81MB| 2504.36MB| 

Constraint systems are solved in 89 hours. With the timeout for Yices set to 5 minutes, the solver timed out for 34 constraint systems, while 96% of the generated constraint systems were solved in less than one second. A total of 2,250,878 (19%) constraint systems is used to express verification properties, while the other constraint systems were required to correctly follow the program’s control flow, i.e., to decide branching conditions and resolve computed jumps. Again, average timings, constraint system sizes and memory consumptions are given in Table 4.2.

4.5.3 Large-Scale Benchmarks:

**Linux Device Drivers**

In order to evaluate the performance and scalability of the SOCA Verifier, a large set of 9296 functions originating from 250 Linux device drivers of version 2.6.26 of the Linux OS compiled for IA32, is analysed. The selection criterion for the drivers is to consider only those drivers that require only functionality provided by the kernel and not by other drivers. This selection has been made because our tool chain does currently not support analysing multiple drivers at once, however, implementing this feature should be trivial.

The tool chain used in our experiments employs nm to obtain a list function symbols present in the .text section of a given device driver object. The driver object is then statically linked against the Linux kernel to resolve undefined symbols in the driver, i.e., functions provided by the OS kernel that are called by the driver’s functions. The SOCA technique is then applied on the resulting binary file to analyse each of the driver’s functions separately.

While our technique is in principle capable of tracing into all functions called by
the target function, there are a few cases where we decided not to do so. Instead,
the current implementation of the SOCA technique provides a set of built-in instrumen-
tations for certain functions of the kernel. The rationale behind this is that various functions used by the driver perform I/O operations that have no meaning
with respect to the analysis since we do not include a model of the underlying phys-
ical devices a driver is supposed to operate in our symbolic execution runs. The
most common example for this are the printk() function, the kernel’s equivalent
for printf(), which is used to write out messages. Our instrumentation of this
function does only dereference all given parameters and checks the alignments and
null-termination of strings the parameters point to. However, the code that actually
prints the message is omitted. A second group of functions we provide instrumen-
tations for, are those used for memory (de-)allocation. That is because the different
(de-)allocation APIs provided by the kernel are assumed to behave the same with
respect to our heap model. Furthermore, functions like mmap() are considered as
simple memory allocation as well. Finally, all functions influencing the concurrent
behaviour of a driver are replaced with stubs as well. That is because calls to the
scheduler or the locking of resources are irrelevant for the sequential program execu-
tions our work focuses on. As most locking APIs get a pointer to a particular lock
passed as their arguments, we do check the validity of those pointers. Our instru-
mentations are done on the level of the IR, and hence no source code is required to
perform the analysis of any given function.

The bounds for the SOCA Verifier were set to a maximum of 1000 paths to
be analysed, where a single instruction may appear at most 1000 times per path,
thereby effectively bounding the number of loop iterations or recursions to that
depth. The Yices SMT solver was set to a timeout of 300 seconds per invocation.

General results. Our test suite consists of a total of 9296 functions taken from
250 Linux device drivers. The promising result of our work is that 95.3% of the
functions in the sample could be analysed without failure in our tool chain. In
67.5% of the sample the exhaustion of execution bounds led to an early termination
of the analysis. However, the analysis reached a considerable depth in those cases,
analysing paths with a length of up to 22,577 CPU instructions. Most interestingly,
27.8% of those functions could be analysed exhaustively. Here exhaustiveness means,
that none of the bounds regarding the number of paths, the path length or the SMT
solver’s timeout where ever reached. As shown in Fig. 4.11a, in the majority of
cases, our analysis returns a result in less than 10 min, while the constraint systems
generated by our tool can usually be solved in less than 500 ms, and the timeout
for Yices (set to 5 min) is hardly ever reached (cf. 4.11b). The analysis was
Figure 4.11: Performance results for the Kernel modules. Left: (a) numbers of test cases verified by time. Right: (b) numbers of constraint systems solved by time.

carried out on a 1.5 GHz 8-core PC with and 12 GB of RAM and on a 16-core PC with 2.3 GHz clock frequency and 256 GB of RAM. As we were not exclusively using these machines – especially the 16-core PC was under heavy loads from other experiments, we cannot determine the total CPU-hours used by our experiments and all measures presented here are absolute times measured by our tool and Yices that may include sleep times due to scheduling. The total time consumed for conducting our experiment amounts to 9058 hours, we assume that this is equivalent to about 4500 CPU-hours on exclusively used machines.

In 0.98% (91 functions) of the sample functions our tool may have produced unsound results due to non-linear arithmetic in the generated constraint systems, which is currently not decidable by Yices. Our SOCA Verifier failed in 5.6% (522 functions) of the cases due to memory exhaustion, missing support for particular instructions or functions in our tool or Valgrind, as well as due to crashes of Yices. We believe that all those issues can be solved by investing substantial effort in tool development.
### Table 4.3: Performance statistics for the Kernel modules

<table>
<thead>
<tr>
<th></th>
<th>average</th>
<th>standard deviation</th>
<th>min</th>
<th>max</th>
<th>total</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>per test case</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>total runtime</td>
<td>58m28s</td>
<td>7h56m</td>
<td>21ms</td>
<td>280h48m</td>
<td>9058h32m</td>
</tr>
<tr>
<td>slicing time</td>
<td>8m35s</td>
<td>2h13m</td>
<td>0</td>
<td>95h39m</td>
<td>1329h46m</td>
</tr>
<tr>
<td>Yices time</td>
<td>48m36s</td>
<td>7h28m</td>
<td>0</td>
<td>280h30m</td>
<td>7531h51m</td>
</tr>
<tr>
<td>no. of CS</td>
<td>3591.14</td>
<td>9253.73</td>
<td>0</td>
<td>53449</td>
<td>33383239</td>
</tr>
<tr>
<td>pointer operations</td>
<td>99.53</td>
<td>312.64</td>
<td>0</td>
<td>4436</td>
<td>925277</td>
</tr>
<tr>
<td>no. of paths</td>
<td>67.50</td>
<td>221.17</td>
<td>1</td>
<td>1000</td>
<td>627524</td>
</tr>
<tr>
<td>max path lengths</td>
<td>727.22</td>
<td>1819.28</td>
<td>1</td>
<td>22577</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>per Yices invocation</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>runtime</td>
<td>845ms</td>
<td>8s765ms</td>
<td>1ms</td>
<td>5m2s</td>
<td>8295h56m</td>
</tr>
<tr>
<td>CS size</td>
<td>4860.20</td>
<td>20256.77</td>
<td>0</td>
<td>7583410</td>
<td></td>
</tr>
<tr>
<td>Memory usage</td>
<td>5.75MB</td>
<td>14.76MB</td>
<td>3.81MB</td>
<td>3690.00MB</td>
<td></td>
</tr>
</tbody>
</table>

**Error reports and false positives.** In this case study, our analysis of the device drivers is focused on identifying possible null-pointer dereferences. The SOCA Verifier revealed a total of 887 program locations at which a pointer may hold the value `NULL` when it is dereferenced. Since our approach is based on unrolling loops, it may report a single error location multiple times, namely as often as the loop is unrolled. For the results presented here, the bound for loop unrolling is set to 1000 – indeed, in a few cases, a single program location was reported up to 1000 times. The SOCA verifier issued a total of 472,351 warnings during the experiment conducted here. However, only a small subset of these error traces has been analysed in detail yet. That is because doing so currently requires one to manually establish a mapping from the error trace and heap content reported by our tool and with respect to the program’s object code representation, to the source code and then decide whether the reported initial heap state may actually be generated by the execution environment the function under analysis may be executed in. In general this is comprises of several hours of work per program trace, which is currently not automated at all. Provided that many functions utilised in this case study make use of external data environments that have not modelled explicitly (i.e. not as in Chapter 5), this case study can be expected to show a substantially higher false-positive-rate than the comparison using the Verisec suite in Section 4.5.2.
Chapter 5

Beyond Pointer Safety:
The Linux Virtual File System

In the context of the grand challenge proposed to the program verification com-

munity by Hoare [Hoare, 2003], a mini challenge of building a verifiable file system (FS) as a stepping stone was presented by Joshi and Holzmann [Joshi and Holzmann, 2007]. As FSs are vital components of operating system kernels, bugs in their code can have disastrous consequences. Unhandled failure may render all application-level programs unsafe and gives way to serious security problems.

In this chapter, we apply an analytical approach to verifying an implementa-
tion of the Virtual File System (VFS) layer [Bovet and Cesati, 2005] within the Linux operating system kernel, using our novel, automated Symbolic Object-Code Analysis (SOCA) technique explained in Chapter 4. As described in Section 5.1, the VFS layer is of particular interest since it provides support for implementing concrete FSs such as EXT3 and ReiserFS [Bovet and Cesati, 2005], and encapsulates the details on top of which C POSIX libraries are defined; such libraries in turn provide functions, e.g., open and remove, that facilitate file access. Our case study aims at checking for violations of API usage rules and memory properties within VFS, and equally at assessing the feasibility of our SOCA technique to reliably analysing intricate operating system components such as the Linux VFS implementation. We are particularly interested in finding out to what degree the automatic verification of complex properties involving pointer safety and the correct usage of locking APIs within VFS is possible.

Since the Linux VFS implementation consists of more than 65k lines of complex C code including inlined assembly and linked dynamic data structures, its verification is not supported by current software model checkers such as BLAST [Henzinger].

\footnote{Doing so is in the remit of Joshi and Holzmann’s mini challenge: “researchers could choose any of several existing open-source filesystems and attempt to verify them” [Joshi and Holzmann, 2007].}
et al. 2002a and CBMC [Clarke et al. 2004]. Thus, previous work by us focused on the question whether and how an appropriate model of the VFS can be reverse engineered from its implementation, and whether meaningful verification results can be obtained using model checking on the extracted model [Galloway et al. 2009]. This proved to be a challenging task since automated techniques for extracting models from C source code do not deal with important aspects of operating system code, including macros, dynamic memory allocation, function pointers, architecture-specific and compiler-specific code and inlined assembly. Much time was spent in [Galloway et al. 2009] on extracting a model by hand and validating this model via reviews and simulation runs, before it could be proved to respect data-integrity properties and to be deadlock-free using the SMART model checker [Ciardo et al. 2006]. Our SOCA technique addresses these shortcomings, providing automated verification support that does away with manual modelling and ad-hoc pointer analysis.

![Figure 5.1: VFS environment and data structures, where arcs denote pointers.](image)

### 5.1 The Linux Virtual File System

This section introduces the Linux FS architecture and, in particular, the Virtual File System layer; the reader is referred to [Bovet and Cesati, 2005] for a more detailed description. An overview of the VFS internals and data structures is presented in Fig. 5.1.

The Linux FS architecture consists of multiple layers. The most abstract is the application layer which refers to the user programs; this is shown as “process” in Fig.
5.1 Its functionality is constructed on top of the file access mechanisms offered by the C POSIX library, which provides functions facilitating file access as defined by the POSIX Standard, e.g., open file `open()`, delete file `remove()`, make directory `mkdir()` and remove directory `rmdir()`. The next lower layer is the system call interface which propagates requests for system resources from applications in user space to the kernel, e.g., to the VFS.

The Virtual File System layer is an indirection layer, providing the data structures and interfaces needed for system calls related to a standard Unix FS. It defines a common interface that allows many kinds of specific FSs to coexist, and enables the default processing needed to maintain the internal representation of a FS. The VFS runs in a highly concurrent environment as its interface functions may be invoked by multiple, concurrently executing application programs. Therefore, mechanisms implementing mutual exclusion are widely used to prevent inconsistencies in VFS data structures, such as atomic values, mutexes, reader-writer semaphores and spin-locks. In addition, several global locks are employed to protect the global lists of data structures while entries are appended or removed. To serve a single system call, typically multiple locks have to be obtained and released in the right order. Failing to do so could drive the VFS into a deadlock or an undefined state, effectively crashing the operating system.

Each specific file system, such as EXT3 and ReiserFS, then implements the processing supporting the FS and operates on the data structures of the VFS layer. Its purpose is to provide an interface between the internal view of the FS and physical media, by translating between the VFS data structures and their on-disk representations. Finally, the lowest layer contains device drivers which implement access control for physical media.

The most relevant data structures in the VFS are superblocks, dentries and inodes. As shown in Fig. 5.1, all of them are linked by various pointers inside the structures. In addition, the data structures consist of sets of function pointers that are used to transparently access functionality provided by the underlying FS implementation. The most frequently used data objects in the VFS are dentries. The dentry data structures collectively describe the structure of all currently mounted FSs. Each dentry contains a file’s name, a link to the dentry’s parent, the list of subdirectories and siblings, hard link information, mount information, a link to the relevant super block and locking structures. It also carries a reference to its corresponding inode and a reference count that reflects the number of processes currently using the dentry. Dentries are hashed to speed up access; the hashed dentries are referred to as the Directory Entry Cache, or dcache, which is frequently consulted when resolving path names.
In our initial verification attempt to the VFS [Galloway et al., 2009], our work was focused on manually abstracting these data structures and their associated control flow, so as to obtain a sufficiently small model for automated verification via model checking. Hence, much effort was put into discovering relations between the different data structures employed by the VFS [Galloway et al., 2009]. The focus of this chapter differs in the sense that no models of data structures, memory layout or control flow are derived from the implementation. Instead, each path of the compiled program is translated automatically into a corresponding constraint system which is then analyzed by an SMT solver, thus fully automating the verification process.

5.2 VFS Execution Environment and Properties

This section discusses our model of the VFS execution environment and also presents the pointer safety properties and locking API usage rules relevant for the Linux VFS implementation.

Modelling the environment. One problem for program verification arises when program functions make use of an external data environment, i.e., de-reference pointers to data structures that are not created by the function under analysis. This is particularly common in case of the VFS as the majority of the VFS code operates on dentries that are assigned either when an FS is mounted or during previous path-lookup operations. The problem becomes particularly awkward since all these data structures are organised as linked lists which contain function pointers for accessing the specific file system underlying the VFS layer. This is because symbolic execution can easily cope with symbolic data objects of which only a pointer to the beginning of the structure is defined, while the remainder of the structure is left unspecified. However, in the case of linked data structures, some unspecified component of a given data object may be used as a pointer to another object. Treating the pointer symbolically will not only result in many false warnings since the pointer may literally point to any memory location, but may also dramatically increase the search space.

In our case study we “close” the VFS system to be analysed by defining a small number of dentries and associated data structures as static components of the kernel binary. As far as necessary, these data structures are directly defined in the VFS C source code by assigning a static task_struct (cf. include/linux/sched.h in the Linux source hierarchy) defining the logical context, including the working directory and a list of 15 dentries describing the FS’s mount point and a simple directory
hierarchy. The data objects are partially initialised by a handcrafted function that is used as a preamble in our analysis process. Note that the actual parameters to the VFS interface functions and the majority of data fields in the predefined data objects are still treated as symbolic values. Our modelling of the external environment is conducted by successively adding details to the initial memory state while carefully avoiding being over-restrictive. We only intend to reduce the number of false warnings by eliminating impossible initial memory states to be considered in our analysis.

**Pointer safety properties.** We check three basic safety properties for every pointer that is de-referenced along an execution path:

1. The pointer does not hold value NULL.
2. The pointer only points to allocated data objects.
3. If the pointer is used as a jump target (call, return or computed jump), it may only point inside the `.text` section of the kernel binary, which holds the actual program code. Obviously, the program binary also has other sections such as the symbol table or static data which are, however, invalid as jump targets.

A check of the above properties on the IR is performed by computing an over-approximation of the address range the pointer may point to. That is, we assume that the pointer may address any memory cell between the maximal and minimal satisfying model determined by the constraint system for that pointer. For programs involving only statically assigned data we can directly evaluate the above properties by checking (a) whether the address range is assigned in the program binary and (b) whether it belongs to appropriate program sections for the respective use of the pointer. If dynamic memory allocation is involved, we keep track of objects and their respective locations currently allocated within the program’s constraint representation. Checking the above properties is then performed as an assertion check within Yices.

**Locking API usage rules.** Being designed for a range of multiprocessor platforms, the Linux kernel is inherently concurrent. Hence, it employs various mechanisms implementing mutual exclusion, and primarily locking, to protect concurrently running kernel threads. The locking APIs used within the VFS are mainly spinlocks and semaphores, and each of the VFS structures contains pointers to at least one lock. In addition to these per-object locks, there exist global locks to protect access to lists of objects.
At a high level of abstraction, all locking APIs work in a similar fashion. If a kernel thread attempts to acquire a particular lock, it waits for this lock to become available, acquires it and performs its critical actions, and then releases the lock. As a result of this, a thread will wait forever if it attempts to acquire the same lock twice without releasing it in-between. Checking for the absence of this problem in single- and multi-threaded programs has recently attracted a lot of attention in the automated verification community [Ball and Rajamani, 2001; Henzinger et al., 2002a; Witkowski et al., 2007; Xie and Aiken, 2007]. For software systems like the Linux kernel with its fine grained locking approach, conducting these checks is non-trivial since locks are passed by reference and due to the vast number of locks employed. A precise analysis of pointer aliasing relationships would be required to prove programs to be free of this sort of errors, which is known to be an undecidable problem in general.

In our approach, locking properties are checked by instrumenting locking related functions in their IR in such a way that a guarded jump is added to the control flow of the program, passing control to a designated “error location” whenever acquiring an already locked lock structure is attempted or an unlocked lock is released. Our symbolic analysis is then used to evaluate whether the guard may possibly be true or not, and an error message for the path is raised if the error location is reachable.

5.3 Applying the SOCA Verifier to the VFS

For applying the SOCA Verifier to the VFS, we used the VFS implementation of version 2.6.18.8 of the Linux kernel, compiled with gcc 4.3.3 for the Intel Pentium-Pro architecture. All configuration options of the kernel were left as defaults. Our experiments were then carried out on an Intel Core 2 Quad machine with 2.83 GHz and 4 GBytes of RAM, typically analysing three VFS functions in parallel.

The bounds for the SOCA Verifier were set to a maximum of 1000 paths to be analysed, where a single program location may appear at most 1000 times per path, thereby effectively bounding the number of loop iterations or recursions to that depth. The Yices SMT solver was set to a timeout of 60 seconds per invocation, which was never reached in our experiments. All these bounds were chosen so that code coverage is maximised, while execution time is kept reasonably small.

Statistics and performance. Our experimental results are summarised in three tables. Table 5.1 provides a statistical overview of the VFS code. We report the total number of machine instructions that have been translated into IR by follow-
### Table 5.1: Experimental Results I: Code statistics by VFS function analysed

<table>
<thead>
<tr>
<th>Function</th>
<th>no. of instructions</th>
<th>lines in source code</th>
<th>no. of paths</th>
<th>min. path length</th>
<th>max. path length</th>
<th>pointer operations</th>
<th>locking operations</th>
</tr>
</thead>
<tbody>
<tr>
<td>create</td>
<td>3602</td>
<td>1.4k</td>
<td>279</td>
<td>91</td>
<td>4138</td>
<td>2537</td>
<td>287</td>
</tr>
<tr>
<td>unlink</td>
<td>3143</td>
<td>1.2k</td>
<td>149</td>
<td>41</td>
<td>3218</td>
<td>2190</td>
<td>231</td>
</tr>
<tr>
<td>mkdir</td>
<td>3907</td>
<td>1.6k</td>
<td>212</td>
<td>87</td>
<td>5319</td>
<td>2671</td>
<td>391</td>
</tr>
<tr>
<td>rmdir</td>
<td>3419</td>
<td>1.4k</td>
<td>318</td>
<td>72</td>
<td>3017</td>
<td>2466</td>
<td>213</td>
</tr>
<tr>
<td>rename</td>
<td>4929</td>
<td>2k</td>
<td>431</td>
<td>72</td>
<td>5910</td>
<td>4387</td>
<td>98</td>
</tr>
<tr>
<td>totals</td>
<td>19000</td>
<td>7.6k</td>
<td>1389</td>
<td>41</td>
<td>5910</td>
<td>14251</td>
<td>451</td>
</tr>
</tbody>
</table>

### Table 5.2: Experimental Results II: SOCA Verifier statistics

<table>
<thead>
<tr>
<th>Function</th>
<th>creat</th>
<th>unlink</th>
<th>mkdir</th>
<th>rmdir</th>
<th>rename</th>
<th>totals</th>
</tr>
</thead>
<tbody>
<tr>
<td>total time</td>
<td>2h27m</td>
<td>1h22m</td>
<td>2h42m</td>
<td>1h34m</td>
<td>3h45m</td>
<td>11h50m</td>
</tr>
<tr>
<td>max. memory (SOCA)</td>
<td>1.03G</td>
<td>752M</td>
<td>1.15G</td>
<td>743M</td>
<td>1.41G</td>
<td>1.41G</td>
</tr>
<tr>
<td>max. mem. (SOCA+Yices)</td>
<td>1.79G</td>
<td>800M</td>
<td>1.92G</td>
<td>791M</td>
<td>2.18G</td>
<td>2.18G</td>
</tr>
<tr>
<td>exec. bound exhausted</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
<td>yes</td>
</tr>
<tr>
<td>path bound exhausted</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
<td>no</td>
</tr>
<tr>
<td>paths reaching end</td>
<td>154</td>
<td>112</td>
<td>165</td>
<td>215</td>
<td>182</td>
<td>828</td>
</tr>
<tr>
<td>assertions checked</td>
<td>13.4k</td>
<td>12.4k</td>
<td>15.8k</td>
<td>11.8k</td>
<td>21.9k</td>
<td>75.3k</td>
</tr>
<tr>
<td>ratio of failed checks</td>
<td>0.043</td>
<td>0.012</td>
<td>0.041</td>
<td>0.019</td>
<td>0.049</td>
<td>0.033</td>
</tr>
</tbody>
</table>

The lines in source code give an estimate of the checked implementation’s size as the size of the C functions involved (excluding type definitions and header files, macro definitions, etc.). The next values in the table present the numbers of paths and, respectively, the lengths of the shortest and longest paths, in instructions explored by our verifier with respect to the calling context of the analysed function. The pointer and locking operations resemble the numbers of pointer de-references and lock/unlock operations encountered along the analysed paths, respectively.
Table 5.3: Experimental Results III: Yices statistics

<table>
<thead>
<tr>
<th></th>
<th>creat</th>
<th>unlink</th>
<th>mkdir</th>
<th>rmdir</th>
<th>rename</th>
<th>totals</th>
</tr>
</thead>
<tbody>
<tr>
<td>total Yices calls</td>
<td>27533</td>
<td>21067</td>
<td>31057</td>
<td>20988</td>
<td>44439</td>
<td>145k</td>
</tr>
<tr>
<td>total time spent in Yices</td>
<td>2h22m</td>
<td>1h11m</td>
<td>2h22m</td>
<td>1h24m</td>
<td>3h8m</td>
<td>10h28m</td>
</tr>
<tr>
<td>average time</td>
<td>311ms</td>
<td>192ms</td>
<td>271ms</td>
<td>198ms</td>
<td>376ms</td>
<td>248ms</td>
</tr>
<tr>
<td>standard deviation</td>
<td>3.7s</td>
<td>0.9s</td>
<td>5.2s</td>
<td>1.4s</td>
<td>5.9s</td>
<td>4.8s</td>
</tr>
<tr>
<td>max CS size in vars</td>
<td>450k</td>
<td>97k</td>
<td>450k</td>
<td>95k</td>
<td>450k</td>
<td>450k</td>
</tr>
<tr>
<td>average CS size in vars</td>
<td>2844</td>
<td>2871</td>
<td>2871</td>
<td>2862</td>
<td>2939</td>
<td>2877</td>
</tr>
<tr>
<td>standard deviation</td>
<td>14619</td>
<td>8948</td>
<td>14618</td>
<td>8898</td>
<td>16052</td>
<td>13521</td>
</tr>
<tr>
<td>max. memory consumption</td>
<td>766M</td>
<td>48M</td>
<td>766M</td>
<td>48M</td>
<td>766M</td>
<td>766M</td>
</tr>
</tbody>
</table>

In Table 5.2 we report the performance of the SOCA Verifier, showing the total time needed for analysing the kernel functions and our tool’s maximum memory consumption. The maximum memory consumption of our tool together with the Yices solver engine is an estimate generated by summing up our tool’s and Yices’ maximum memory usage as given in Table 5.3; however, these may not necessarily hit their peak memory at the same time. The next two rows denote whether the analysis bounds were reached. We also report the number of paths reaching the end of the function analysed, the total number of assertions checked and the percentage of failed checks. Paths not reaching a return statement in the target function are terminated either due to bound exhaustion, or due to a property being violated that does not permit continuation of that path.

Finally, we outline in Table 5.3 the usage and behaviour of the SMT solver Yices, by reporting the number of times Yices was called when checking a particular VFS function and the total and average time spent for SMT solving. We also give the size of the checked constraint systems (CS) in boolean variables, as output by Yices and show the maximum amount of memory used by Yices.

Our analyses usually achieve a statement and condition coverage of 60% to 80% in this case study.\(^2\) The main reason for this, at-first-sight low percentage, is that VFS functions often implement multiple different behaviours of which only a few are reachable for the given execution environment. For example, the implementation of the `creat()` system call resides mainly in the `open_namei()` function alongside different behaviours implementing the `open()` system call. Taking this into account, the coverage achieved by the SOCA Verifier is remarkably high when compared to testing-based approaches.

It should be noted that the above tables can only give a glimpse of the total scale of experiments that we have conducted for this case study.\(^2\) Depending on how

\(^2\)A complete account of the experiments will be made available on the SOCA website located at [http://smt-bamberg.de/soca/](http://smt-bamberg.de/soca/)
detailed or coarse the execution environment is specified, we experienced run times reaching from a few minutes up to several days, achieving different levels of statement and condition coverage (ranging from 20% to 80%) and different error ratios (ranging from 0 to 0.5). The discriminating value in all these experiments is the total number of "symbolic" pointers; a symbolic pointer is a pointer where the exact value cannot be determined at the point at which it is de-referenced. This usually happens when the entire pointer or some component of it (e.g., its base or offset) is retrieved from an incompletely specified component of the execution environment or directly from the input to the analysed function. While these symbolic values are generally bad for the performance of the SOCA technique since slicing is rendered inefficient and search spaces are increased, they are important for driving the analysis into paths that may be hard to reach in testing-based approaches to system validation.

Errors and false positives. As our verification technique does not include infeasible paths, all errors detected by the SOCA Verifier can actually be reproduced in the code, provided that other kernel components match the behaviour of our employed execution environment.

In advance of the experiments reported in this chapter, we had tested our implementation of the SOCA technique on a variety of hand-crafted examples and also on the Veriseec suite [Ku et al., 2007] which provides 280 examples of buffer overflow vulnerabilities taken from application programs. In all these cases we experienced low false-positive rates of less than 20%. However, as these examples represent closed systems not using external data objects, they are handled more efficiently by the SOCA Verifier than the VFS which makes heavy use of external data objects.

Our above result tables show that our analysis approach detects a number of errors of about 3% of the total number of checked assertions in each VFS function analysed. We have inspected each reported error in detail and discovered that all of them are due to an imprecisely specified execution environment. As explained in the previous section, specifying a valid but non-restrictive environment is particularly hard as all VFS functions operate on data structures that are allocated and assigned by other kernel sub-systems before the VFS functions are executed. As most of these structures form multiple lists, modelling them manually is tedious and error-prone. Therefore, our strategy was to leave many fields of those structures initially unspecified and successively add as much detail as necessary to eliminate false positives. This proved to be a good way to specify valid and at the same time non-restrictive execution environments.

Not having discovered any real errors in the analysed VFS code contributes to our high confidence in the Linux kernel and is to be expected; the VFS consists of
Beyond Pointer Safety: The Linux VFS

a well established and extensively used and tested code base, which is under active development for many years. Indeed, our primary goal when setting up this case study was not to find errors in the VFS code but to use the VFS as a complex, real-world verification project for stress-testing our SOCA Verifier. With respect to this task, our results demonstrate that the SOCA Verifier is capable of reliably and efficiently analysing the complex Linux VFS implementation on off-the-shelf hardware.

5.4 Evaluating the Effectiveness of SOCA

With the goal of further evaluating the effectiveness of SOCA as a bug-finding tool, we conduct a second case study which applies our SOCA Verifier to consecutive releases of the Linux kernel’s VFS implementation. With its publicly available source code, well documented bug reports and patches, and a release history reaching back for almost 20 years, the Linux kernel is an ideal candidate for the sort of “archaeological” study presented here. The question which we pursue is: If the Linux developers would have had the SOCA Verifier available, what ratio of newly introduced bugs could have been detected automatically, and hence, could have been fixed immediately?

5.4.1 Choice of VFS versions

For this case study we chose to analyse 23 patches committed to the current “stable” 2.6 development branch of the Linux kernel. The source repository contains all contributions committed to Linux 2.6 between April 2005 (Linux 2.6.12-rc2) and February 2010 (Linux 2.6.33-rc7). Our selection is made by choosing all commits affecting the VFS and in which null-pointer issues are addressed, according to the documentation of the patch. Due to the previously explained high complexity of the VFS, involving linked data structures and computed jumps, restricting this case study to null-pointers does not render the study trivial. The subject matter of the 23 patches considered here varies from actual bug fixes, to performance enhancements, to the implementation of new features. Hence, the patches differ substantially in size, ranging from a few lines of code modifications in one file, up to 300 lines of code modifications that are distributed over several files and changing data structures and function interfaces. An overview of our sample is given in Table 5.4. The commit keys given in the table are references to Linux’s source code repository.

The source repository of Linux 2.6 is available at http://git.kernel.org/?p=linux/kernel/git/torvalds/linux-2.6.git
5.4.2 Case study setup

To conduct our case study we compile two versions of the Linux kernel for each of the 23 patches. More precisely, we compile one kernel binary using the source code directly before a patch was committed, and a second binary from the sources that include the patch. In all cases is the kernel source configured for the IA32 architecture using the default configuration shipped with the kernel sources. The SOCA Verifier is then applied to the functions affected by a particular patch in each of the two kernel binaries compiled with respect to that patch. In difference to the first case study presented in Sec. 5.3, SOCA is applied here without modelling an execution environment for the functions checked. The modelling step has been omitted due to the large number of functions and kernels to be analysed, and especially due to the changes in function interfaces and the kernel's data structures between these releases. The bounds for the SOCA Verifier are set to the values used in the previous case study. The error traces reported by our tool are manually checked for validity, i.e., whether the expected error has been found or whether traces not related to the subject matter of the patch or false-positive traces are reported.

A detailed account of the results of the case study is given in Table 5.4. When analysing a patch that is supposed to fix a bug, we expect the SOCA Verifier to report an error trace for that bug in the kernel binary compiled from the pre-patched source, and also to report the patched version of the kernel to be free of that bug. We denote this success case with a $+\frac{+}{+}$ in the Results column of Table 5.4. With $+\frac{-}{+}$ and $-\frac{+}{+}$ we denote that the error was detected in the pre-patched kernel but also in the patched kernel, or that the error was only reported for the patched kernel, respectively. We write $-\frac{-}{-}$ if no error was detected at all. For patches introducing new features or implementing performance improvements we expect the pre-patched kernel and the patched kernel to be free of errors and denote that with 0 in Table 5.4. If SOCA issues false-positive errors for these cases, we write $pre/\frac{post}$, where $pre$ and $post$ denote the numbers of false-positive errors raised for the pre-patched kernel and the patched kernel, respectively. If error traces that are not related to the patch under consideration, are produced by the SOCA Verifier, we give the number of those reported error traces in column Unrelated Traces. Table 5.4 contains seven cases where the kernel source failed to compile for the pre-patched kernel, the patched kernel, or both. Obviously, SOCA could not be applied to these kernels.
Table 5.4: Experimental Results IV: Evaluating the effectiveness of SOCA

<table>
<thead>
<tr>
<th>#</th>
<th>Commit Key</th>
<th>Type</th>
<th>No. of Functions</th>
<th>Results</th>
<th>Unrelated Traces</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>08ce5f16ee46ffec5bf2438000deed77d9eaf50</td>
<td>F 2</td>
<td>0</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>214fda1f6ea18eef2a5292b03727440374f80d318</td>
<td>P 2</td>
<td>does not compile</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>22d2b35b200f76085c16a2e14ca03b58510fcb07</td>
<td>F 1</td>
<td>does not compile</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>2a736797108d89a9930f7650d54f9f13037767f80b</td>
<td>BF 5</td>
<td>+, 0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>2f35d79fb49e7ed00e12aeeac54590cf66db7022</td>
<td>P 4</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>322e6b36e4a278256b0d7f7e9632bea67e0a</td>
<td>B 1</td>
<td>+</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>4a19542e6f94cd08a32c3d93615b09536e2d7</td>
<td>F 1</td>
<td>does not compile</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>4a913ada2955e4519baf99ff55dd2626dfbd1705</td>
<td>BP 3</td>
<td>+, /, /</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>520c855346666d4d9afaecbaa8450642302dc28b81</td>
<td>BF 2</td>
<td>+, /, /</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>6c5daf012c9155aafdc2c773e4278766c35d0f0</td>
<td>BF 2</td>
<td>+, /, /</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>6ea36ddda5a8f67e9f3e38312b9951e5d2c</td>
<td>P 1</td>
<td>does not compile</td>
<td></td>
<td></td>
</tr>
<tr>
<td>12</td>
<td>73241c4cc07f38633f1d3b35f62456549935a</td>
<td>FP 5</td>
<td>does not compile</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>745ca2475a6a5963d83d7c27590c0f9e2586227</td>
<td>B 1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>14</td>
<td>7edffe5e829c6843974fb47396d16958e17f77</td>
<td>BP 1</td>
<td>+, 0</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>15</td>
<td>ac8b0c854fa1983f9e85e3777b99342352e9a1fa80</td>
<td>P 3</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>16</td>
<td>ac0c93517869f72c44ec49ca83b3ee35e1ffe79e</td>
<td>B 2</td>
<td>+</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>17</td>
<td>acfa3680e6e77290d3a9611c2d4924f92fbb18</td>
<td>P 4</td>
<td>/, /</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>18</td>
<td>ad775f8a58a5845377f093a11acba577404add9</td>
<td>B 2</td>
<td>/, -</td>
<td>3</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>cb5986f03a626196a23fdef5e20dbba8ca646e6</td>
<td>P 1</td>
<td>/, /</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>20</td>
<td>cdb70f317b313176cc4d707a3d3b0d159cabb8b</td>
<td>P 1</td>
<td>/, /</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>d015c0883d7b6b1264d0997c7e8283b32161013</td>
<td>B 2</td>
<td>+</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>22</td>
<td>e06b17392b2aef2c29d3e80c233dddbbb2b0033d</td>
<td>B 1</td>
<td>+</td>
<td>2</td>
<td></td>
</tr>
<tr>
<td>23</td>
<td>e06b17392b2aef2c29d3e80c233dddbbb2b0033d</td>
<td>B 1</td>
<td>+</td>
<td>2</td>
<td></td>
</tr>
</tbody>
</table>

Commit Key: A patch referenced by <commitkey> can be viewed at [http://git.kernel.org/?p=linux/kernel/git/torvalds/linux-2.6.git;a=commit;h=<commitkey>](http://git.kernel.org/?p=linux/kernel/git/torvalds/linux-2.6.git;a=commit;h=<commitkey>)

Type: B – bug fixed; F – feature introduced; P – performance improved

5.4.3 Results

The most important result of this case study relates to the patches labelled as bug fixes. The SOCA Verifier reliably reports 8 out of 10 of the pre-patched kernels as buggy and the corresponding 8 patched kernels as safe. This means that 80% of the total number of null-pointer bugs fixed in these kernel releases were successfully detected by the SOCA Verifier.

In a similar way, SOCA reports 5 of the 11 performance improvements and feature introductions as safe (45.5%), which is to be expected when considering the extensive amount of peer-review done for each patch submission by the kernel’s developers. Especially for the patches implementing performance improvements, the SOCA Verifier reports a number of false-negative error traces on the patched kernels. This result can be explained when looking at the code modifications introduced by these patches: most of them remove “superfluous” pointer checks from the code.
This means, the kernel’s developers consider these checks as redundant because the patched functions will never be called with certain types of invalid parameters. However, since we check these functions in isolation, i.e., without considering all possible calling contexts, we cannot verify that an invalid pointer is never used as an argument to the function, and hence report a potentially error trace.

The experiments conducted here consumed a total of 41.71 hours of CPU time on an exclusively used Intel Xeon 8-core PC with 2.6 GHz per core and 12 GBytes of memory. Of this time 9.67 hours were used for sequentially compiling 32 Linux kernel binaries. The remaining 32 CPU hours were consumed by the SOCA Verifier for checking a total of 68 functions, which was done by invoking seven SOCA processes in parallel. The memory consumption of the SOCA processes always stayed below 2 GBytes per process. Hence, the SOCA Verifier can be used on a modern off-the-shelf PC without limitations. By exploiting the parallel machine architecture we have available, the actual verification was conducted within less than 6 hours. These figures show that the SOCA technique can be very well applied as a unit-level bug-finding tool during software development in large projects. The effective time needed for verifying the small set of components usually modified within a single commit is typically shorter than the time the developer has to wait for compiling the project.

5.5 Related Work on File System Verification

The verification of file system implementations is studied in Butterfield and Catháin [2009], Damchoom and Butler [2009], Ferreira and Oliveira [2009], Galloway et al. [2009], Kim and Kim [2009], Yang et al. [2006, 2004]. In Yang et al. [2004], model checking is used within the systematic testing of EXT3, JFS and ReiserFS. The employed verification system consists of an explicit-state model checker running the Linux kernel, a file system test driver, a permutation checker that verifies that a file system can always recover, and a recovery checker using the fsck recovery tool. The verification system starts with an empty file system and recursively generates successive states by executing system calls affecting the file system under analysis. After each step, the verification system is interrupted, and fsck is used to check whether the file system can recover to a valid state. In contrast to this, our work focuses on checking a different class of properties, namely pointer safety and locking properties. Thanks to our SOCA technique we can analyse these properties precisely and feed back detailed error traces together with specific initial heap state information leading to the error.

In Kim and Kim [2009] an empirical study applying concolic testing Sen et al.
to the multi-sector read operation of a flash memory implementation is presented. Concolic testing relies on performing concrete execution on random inputs while collecting path constraints along executed paths. The constraints are then used to compute new inputs driving the program along alternative paths. In difference to this approach, SOCA uses symbolic execution to explore all paths and concretises only in order to resolve computed jumps. Concrete execution in SOCA may also be employed to set up the environment for symbolic execution. [Kim and Kim, 2009] discusses the advantages and weaknesses of concolic testing on the domain of low-level file system verification as compared to model checking. The authors conclude that their approach achieved several experimental goals, namely automated test case generation, high code coverage and the detection of bugs, but suffers from limitations including the low speed of the analysis and the lack of support for array index variables in their tool chain.

A model in the process algebra CSP that covers the concurrent aspects of flash memory is described in [Butterfield and Catháin, 2009]. The authors focused on developing a low-level model covering the internal behaviour of Open NAND flash devices. They apply the FDR model checker to prove the consistency of this model with a specification of the external interface of the device. While the authors detected several deadlocks and sources of misinterpretation in the models, the analysis could only be partially completed as the specifications proved to be too complex for being analysed with FDR in full.

In [Damchoom and Butler, 2009] a model of a flash-based file store developed in Event-B is given. In this paper, the authors centre on discussing their use of refinement in feature augmentation and as structural refinement. The goal of their work is to simplify the process of model construction and to relate an abstract file system model with the flash specification. The paper explains further, how machine decomposition can be applied to separate parts of the file system layer from the interface layer in a complex file system model.

Finally, the application of theorem proving techniques to build a formal methods tool chain and apply it to an abstract file system model is presented in [Ferreira and Oliveira, 2009]. The paper shows how different formal methods and tools, including Alloy, VDM++ and HOL may be glued together by relation modelling. It also advocates transparent integration and automation of formal methods in software development processes.
Chapter 6
Summary and Conclusions

This thesis focusses on identifying pointer safety related errors in computer programs. We make five contributions in this area:

**Blasting Linux Code.** In Chapter 3 we present a case study on the software model checker BLAST. We exposed BLAST to analysing 16 different operating system code examples of programming errors related to memory safety and locking behaviour. In our experience, BLAST is rather difficult to apply by a practitioner during operating system software development. This is because of (i) its limitations with respect to reasoning about pointers, (ii) several issues regarding usability, including bugs in within the program itself, and (iii) a lack of consistent documentation. Especially in the case of memory safety properties, massive changes to the source code were necessary which essentially requires one to know about a bug beforehand. However, it must be mentioned that BLAST was not designed as a memory debugger. Indeed, BLAST performed considerably better during our tests with locking properties; however, modifications on the source code were still necessary in most cases.

**Symbolic Object Code Analysis.** Our second contribution, given in Chapter 4, is in introducing Symbolic Object Code Analysis, a technique for verifying pointer safety properties by bounded symbolic execution of compiled programs. More precisely, the SOCA technique (i) systematically traverses the object code in a depth-first fashion up to a certain depth and width, (ii) calculates at each assembly instruction a slice required for checking the relevant pointer-safety properties at this instruction, (iii) translates the slice and properties into a bit-vector constraint problem, and (iv) executes the checks by invoking the Yices SMT solver.

**Evaluation of SOCA.** Our third contribution, also in Chapter 4, is in introducing the SOCA Verifier as a prototypical implementation of the SOCA technique. By
Conclusions

means of extensive experimental results of the SOCA Verifier, using the Verisec suite and almost 10,000 Linux device driver functions as benchmarks, we show not only that SOCA performs competitively to current source-code model checkers but that it also scales well when applied to real operating systems code and pointer safety issues. SOCA effectively explores semantic niches of software that current software verifiers do not reach.

Beyond Memory Safety: VFS. Our fourth contribution is given in an further case study applying the SOCA technique to the Linux Virtual File System (VFS) in Chapter 5. We demonstrate how complex verification properties including information on heap-allocated data structures as well as pre- and post conditions of functions, can be expressed for symbolic object-code analysis, for which two different approaches are employed. Firstly, properties may be presented to the SMT solver as assertions on the program's register contents at each execution point. Alternatively, the program may be instrumented during its symbolic execution, by adding test and branch instructions to its control flow graph. Verifying a particular property then involves checking for the reachability of a specific code section. While the first approach allows us to express safety properties on pointers, we use the latter technique for checking preconditions of kernel API functions reflecting particular API usage rules.

Effectiveness of SOCA. Our fifth contribution is in providing evidence for the effectiveness and reliability of the SOCA technique by conducting an “archaeological” case study on the Linux VFS in Chapter 5. We apply the SOCA Verifier to VFS functions obtained from 32 releases of the Linux kernel, showing that up to 80% of null-pointer related bugs fixed between these releases can be detected automatically. We demonstrate further that the SOCA Verifier can be applied as an efficient, unit-level bug-finding tool since the effective time needed for verifying the set of software components modified between two releases is typically shorter than the time needed for compiling the project. Therefore, adding automated software verification to the tool set of kernel software developers promises to significantly improve the quality assurance process for operating system kernels.

Verification of the VFS. Our last, but not least, contribution is the formal verification of a group of commonly used VFS functions, namely those for creating and removing files and directories. By applying symbolic execution and leaving the parameters of these functions as unspecified as possible, our analysis covers low-probability scenarios. In particular, we look for program points where pointers
holding invalid values may be de-referenced or where the violation of API usage rules may cause the VFS to deadlock. The experimental results show that the SOCA technique works well on the Linux VFS and that it produces a relatively low number of false-positive counterexamples while achieving high code coverage. Therefore, the absence of any flagged errors contributes to raising confidence in the correctness of the Linux VFS implementation.

6.1 Conclusions

The initial motivation for our SOCA technique to automated program verification was to explore the feasibility of using symbolic execution for analysing compiled programs with respect to pointer safety properties. Indeed, object-code analysis is the method of choice for dealing with programs written in a combination of programming languages such as C and inlined assembly. This is particularly true for operating system code which is often highly platform specific and makes extensive use of programming constructs such as function pointers. As we show in this chapter, these constructs can be dealt with efficiently in path-wise symbolic object-code analysis, while they are usually ignored by static techniques or by source-code-based approaches.

While the ideas behind the SOCA technique, namely symbolic execution, path-sensitive slicing and SMT solving, are well-known, the way in which these are integrated into the SOCA Verifier is novel. Much engineering effort went also into our SOCA implementation so that it scales to complex real-world operating system code such as the Linux device drivers analysed in this paper.

The main reasons for this scalability are in the structure of programs in the application domain of Linux device drivers as well as in the proceeding followed by the SOCA technique. Firstly, device drivers are relatively small programs consisting of generally short functions with small data spaces, rendering a search-based analysis possible. We expect our technique to be applicable for large-scale application software. However, this may require major adaption, probably including the use of program abstraction. Hence, doing so may result in having to deal with different classes of false-positive results. Currently a valid counterexample-trace can be produced for each violation of a safety property. That means, our technique issues false-positive error reports only due to imprecisely defined initial memory states or function parameters that are not to be expected in real program execution.

Secondly, our choice of path-wise analysing compiled code contributes a great deal to the results presented above. That is because having a program representation with explicit memory access operations and exploring each path separately
Conclusions

in a symbolic execution setting turned out to be sufficient for efficiently handling a majority of pointer aliasing problems and computed jumps, other approaches are not able to cope well with.

6.2 Open Issues and Future Work

There are several open issues to be addressed in future work. The most pressing problem is to gain the ability of automatically dealing with device drivers with large data spaces and drivers that make use of complex, pointered data structures as their input. In Chapter 5 we show that in general, constraints on the driver’s input can be easily prepended to the constraint systems and may even be considered by the slicer. However, this has to be done manually. Extracting the required information from the binary or from the public C header files describing the interface implemented by the driver, remains an open problem. Knowing whether the input is supposed to be a cyclic list or a tree and at which offsets pointers are supposed to be would reduce the number of false-positive errors found by our approach substantially. We think that current work on shape analysis [Calcagno et al., 2009], [Yang et al., 2007] may provide results that can be integrated into our tool.

Another important and probably quickly achievable goal is to provide debugger integration for our tool in such a way that analysis results can be presented as an error trace in a program debugger, together with an program input that would lead to a segmentation fault or similar when the program is executed.

We are also aiming to parallelising our analysis approach in order to benefit from currently available multi-CPU and multi-core PCs. This should be relatively easy to achieve as constraint generation and constraint solving are already performed in separated processes, and the constraint generation is much faster than the solving. Hence, multiple paths could be explored by one constraint generating process while several instances of the SMT solver are employed to boost analysis performance.

The probably biggest challenge is in regard of handling concurrency in the driver to be analysed. Device drivers run in a highly concurrent environment in which their interface functions may be invoked from multiple concurrently executing application programs. Hence, computer architectures supporting symmetric multi-processing, as well as normal process preemption caused by scheduling on single processor machines, gives rise to the indeterminate sequencing of the respective threads. Therefore, mechanisms implementing mutual exclusion are widely used in order to prevent inconsistencies arising in this context. Our approach currently ignores all memory safety issues arising from interleaved writing to the heap and much more research is required in this area. We believe that techniques such as partial order reduction
Conclusions

[Godefroid, 1994, Flanagan and Godefroid, 2005] may constitute a way to deal with the potentially infinitely large number of possible interleavings that have to be considered in a “concurrent symbolic execution” setting.

Last but not least, the work presented within this thesis has not revealed a previously unknown error in an operating system component. Although we know from our experiments with the Verisec suite that our technique produces relatively few false positives, we have no indication regarding the false-positive rate in the device driver benchmark presented in Section 4.5.3. We have detected 887 program locations at which potential null-pointers may be dereferenced. While we have not checked whether those are real errors or whether they are the result of a too loosely specified execution environment, our second case study on the Linux VFS in Sec. 5.4 gives an indication on SOCA’s effectiveness as a bug-finding tool. To substantiate this, future research should also aim at extending the SOCA Verifier to support, i.e., properties related to real-time components of operating system kernels kernels, for which additional case studies would be required. A particularly worthwhile project would be another “archaeological” study in the spirit of the one conducted in Sec. 5.4 on projects like FreeRTOS [Barry, 2010] or implementations of flash file systems [Hynix Semiconductor et al., 2008]: tracing that code’s development line over several releases and checking whether timing-related and scheduling-related errors that were introduced or removed in subsequent releases can be found by SOCA, could give a clear indication on the applicability of the SOCA technique in the area of embedded and real-time systems.
Bibliography


Bibliography


Author Index

Agha, G. 27, 94
Aiken, A. 26, 86
Balakrishnan, G. 12, 20, 22, 24, 28, 29
Ball, T. 12, 13, 16, 18, 23, 24, 29, 86
Barry, R. 99
Bauer, J. 21
Benshad, B. 12, 13
Beyer, D. 25, 31, 32, 36, 40
Bière, A. 25
Binkley, D. 68
Blanc, N. 86
Bounimova, E. 12, 18, 29
Bovet, D. 81, 82
Boyer, R. S. 27
Bozga, M. 21
Brat, G. 25
Breuer, P. T. 19
Brummayer, R. 25
Burstall, R. M. 20
Bushnell, D. H. 26
Butler, M. 93, 94
Butterfield, A. 93, 94
Cadar, C. 26, 93
Calcagno, C. 21, 27, 98
Catháin, A. Ó. 93, 94
Cesati, M. 81, 82
Chandra, S. 24
Chechik, M. 14, 74, 89
Chelf, B. 6, 11, 12, 16, 17, 19, 30
Chlipala, A. J. 36, 40
Chou, A. 6, 11, 12, 16, 17, 19, 30
Ciardo, G. 82
Clarke, E. 24, 82
Clarke, E. M. 19, 22–24, 74
Cook, B. 12, 18, 29
Corbett, J. C. 24
Cousot, P. 19, 23
Cousot, R. 19
Cullmann, C. 69
Cytron, R. 50
Damchoom, K. 93, 94
de Halleux, P. 27
de Moura, L. 14, 45, 61, 65, 73
Debray, S. 22
Deutsch, A. 21
Dill, D. L. 26
Distefano, D. 21, 27, 98
D’Silva, V. 19
Dutertre, B. 14, 45, 61, 65, 73
Dwyer, M. B. 24
Edelkamp, S. 25
Emerson, E. A. 22
Engler, D. R. 6, 11, 12, 16, 17, 19, 26, 30, 93
Ferdinand, C. 69
Ferrante, J. 50
Ferreira, M. A. 93, 94
Fitzhardinge, J. 14
Flanagan, C. 99
Gälli, M. 24
Galloway, A. 82, 84, 93
Ganesh, V. 26
George, L. 50
Godefroid, P. 22–24, 26, 27, 99
Graf, S. 23
Green, O. 24
Grumberg, O. 19, 23, 24
Gundy-Burlet, K. 26
Gupta, S. K. 22
<table>
<thead>
<tr>
<th>Author</th>
<th>Pages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hallem, S.</td>
<td>6, 11, 12, 16, 17, 19, 30</td>
</tr>
<tr>
<td>Hankin, C.</td>
<td>74</td>
</tr>
<tr>
<td>Hart, T. E.</td>
<td>14, 74, 89</td>
</tr>
<tr>
<td>Hassen Säïdi, H.</td>
<td>23</td>
</tr>
<tr>
<td>Hatcliff, J.</td>
<td>24</td>
</tr>
<tr>
<td>Havelund, K.</td>
<td>25</td>
</tr>
<tr>
<td>Heckmann, R.</td>
<td>69</td>
</tr>
<tr>
<td>Henzinger, T. A.</td>
<td>12, 23–25, 30–32, 36, 40, 82, 86</td>
</tr>
<tr>
<td>Hoare, C. A. R.</td>
<td>20</td>
</tr>
<tr>
<td>Hoare, T.</td>
<td>81</td>
</tr>
<tr>
<td>Holzmann, G. J.</td>
<td>24, 25, 81</td>
</tr>
<tr>
<td>Horspool, R. N.</td>
<td>26, 29</td>
</tr>
<tr>
<td>Horwitz, S.</td>
<td>68</td>
</tr>
<tr>
<td>Hynix Semiconductor et al.</td>
<td>99</td>
</tr>
<tr>
<td>Intel Corporation</td>
<td>14, 45, 54</td>
</tr>
<tr>
<td>Iosif, R.</td>
<td>21</td>
</tr>
<tr>
<td>Jhala, R.</td>
<td>12, 23–25, 30–32, 36, 40, 68, 82, 86</td>
</tr>
<tr>
<td>Jie, H.</td>
<td>32</td>
</tr>
<tr>
<td>Jones, R. L.</td>
<td>82</td>
</tr>
<tr>
<td>Josh Berdine, C. C.</td>
<td>27</td>
</tr>
<tr>
<td>Joshi, R.</td>
<td>81</td>
</tr>
<tr>
<td>Kim, M.</td>
<td>27, 93, 94</td>
</tr>
<tr>
<td>Kim, Y.</td>
<td>27, 93, 94</td>
</tr>
<tr>
<td>King, J. C.</td>
<td>26</td>
</tr>
<tr>
<td>Kirchner, F.</td>
<td>20</td>
</tr>
<tr>
<td>Klarlund, N.</td>
<td>26</td>
</tr>
<tr>
<td>Kolb, E.</td>
<td>32</td>
</tr>
<tr>
<td>Kørdel, B.</td>
<td>24, 68</td>
</tr>
<tr>
<td>Koshy, J.</td>
<td>73</td>
</tr>
<tr>
<td>Kowalewski, S.</td>
<td>25, 26</td>
</tr>
<tr>
<td>Kroah-Hartmann, G.</td>
<td>13, 16, 17</td>
</tr>
<tr>
<td>Kroening, D.</td>
<td>19, 24, 53, 74, 75, 82, 86</td>
</tr>
<tr>
<td>Ku, K.</td>
<td>14, 74, 75, 89</td>
</tr>
<tr>
<td>Kuncak, V.</td>
<td>20</td>
</tr>
<tr>
<td>Laknec, Y.</td>
<td>21</td>
</tr>
<tr>
<td>Lam, M. S.</td>
<td>21</td>
</tr>
<tr>
<td>Laski, J.</td>
<td>24, 68</td>
</tr>
<tr>
<td>Laubach, S.</td>
<td>24</td>
</tr>
<tr>
<td>Lee, O.</td>
<td>21, 98</td>
</tr>
<tr>
<td>Leek, T.</td>
<td>74</td>
</tr>
<tr>
<td>Lerda, F.</td>
<td>24, 25, 82</td>
</tr>
<tr>
<td>Leung, A.</td>
<td>50</td>
</tr>
<tr>
<td>Leven, P.</td>
<td>25</td>
</tr>
<tr>
<td>Levin, M. Y.</td>
<td>27</td>
</tr>
<tr>
<td>Levin, V.</td>
<td>12, 18, 29</td>
</tr>
<tr>
<td>Levy, H.</td>
<td>12, 13</td>
</tr>
<tr>
<td>Lichtenberg, J.</td>
<td>12, 18, 29</td>
</tr>
<tr>
<td>Lie, D.</td>
<td>14, 74, 89</td>
</tr>
<tr>
<td>Lippmann, R.</td>
<td>74</td>
</tr>
<tr>
<td>Long, D. E.</td>
<td>23</td>
</tr>
<tr>
<td>Lonsing, F.</td>
<td>25</td>
</tr>
<tr>
<td>Lowry, M.</td>
<td>26</td>
</tr>
<tr>
<td>Lüttgen, G.</td>
<td>27, 31, 32, 82, 84, 93</td>
</tr>
<tr>
<td>Majumdar, R.</td>
<td>12, 23–25, 30–32, 36, 40, 68, 82, 86</td>
</tr>
<tr>
<td>Marinov, D.</td>
<td>27, 94</td>
</tr>
<tr>
<td>Marovac, N.</td>
<td>26, 29</td>
</tr>
<tr>
<td>Martin, F.</td>
<td>69</td>
</tr>
<tr>
<td>McGarvey, C.</td>
<td>12, 18, 29</td>
</tr>
<tr>
<td>McPeake, S.</td>
<td>25, 31</td>
</tr>
<tr>
<td>Mehlitz, P. C.</td>
<td>26</td>
</tr>
<tr>
<td>Mehta, F.</td>
<td>20</td>
</tr>
<tr>
<td>Melski, D.</td>
<td>12, 20, 28</td>
</tr>
<tr>
<td>Memon, A. M.</td>
<td>24</td>
</tr>
<tr>
<td>Microsoft Corporation</td>
<td>25</td>
</tr>
<tr>
<td>Miller, B. P.</td>
<td>29</td>
</tr>
<tr>
<td>Miner, A. S.</td>
<td>82</td>
</tr>
<tr>
<td>Mong, W. S.</td>
<td>32</td>
</tr>
<tr>
<td>Mühleberg, J. T.</td>
<td>27, 31, 32, 82, 84, 93</td>
</tr>
<tr>
<td>Musuvathí, M.</td>
<td>93</td>
</tr>
<tr>
<td>Muth, R.</td>
<td>22</td>
</tr>
<tr>
<td>Necula, G. C.</td>
<td>12, 23–25, 30, 31, 40, 82, 86</td>
</tr>
<tr>
<td>Nethercote, N.</td>
<td>14, 45, 49, 61, 73</td>
</tr>
<tr>
<td>Nielsen, F.</td>
<td>74</td>
</tr>
<tr>
<td>Nielsen, H. R.</td>
<td>74</td>
</tr>
<tr>
<td>Nierstrasz, O.</td>
<td>24</td>
</tr>
<tr>
<td>Nipkow, T.</td>
<td>20</td>
</tr>
<tr>
<td>Noll, T.</td>
<td>25</td>
</tr>
<tr>
<td>Nori, A. V.</td>
<td>27</td>
</tr>
<tr>
<td>O’Hearn, P.</td>
<td>21, 27, 98</td>
</tr>
<tr>
<td>O’Hearn, P. W.</td>
<td>27</td>
</tr>
<tr>
<td>Oliveira, J. N.</td>
<td>93, 94</td>
</tr>
<tr>
<td>Ondrusek, B.</td>
<td>12, 18, 29</td>
</tr>
<tr>
<td>Ottenstein, K. J.</td>
<td>68</td>
</tr>
<tr>
<td>Ottenstein, L. M.</td>
<td>68</td>
</tr>
<tr>
<td>Palm, C.</td>
<td>24</td>
</tr>
<tr>
<td>Author</td>
<td>Page Numbers</td>
</tr>
<tr>
<td>-------------------------</td>
<td>--------------</td>
</tr>
<tr>
<td>Pape, M.</td>
<td>26</td>
</tr>
<tr>
<td>Park, S. J.</td>
<td>25</td>
</tr>
<tr>
<td>Pășăreaanu, C. S.</td>
<td>24</td>
</tr>
<tr>
<td>Pawłowski, P. M.</td>
<td>26</td>
</tr>
<tr>
<td>Pelēd, D. A.</td>
<td>19, 24</td>
</tr>
<tr>
<td>Perens, B.</td>
<td>18</td>
</tr>
<tr>
<td>Person, S.</td>
<td>26</td>
</tr>
<tr>
<td>Pickin, S.</td>
<td>19</td>
</tr>
<tr>
<td>Pollack, M. E.</td>
<td>24</td>
</tr>
<tr>
<td>Pășăreaanu, C. S.</td>
<td>26</td>
</tr>
<tr>
<td>Rajamani, S. K.</td>
<td>12, 16, 18, 23, 24, 27, 29, 86</td>
</tr>
<tr>
<td>Reynolds, J. C.</td>
<td>20, 27</td>
</tr>
<tr>
<td>Rinard, M.</td>
<td>20</td>
</tr>
<tr>
<td>Rinetzky, N.</td>
<td>21</td>
</tr>
<tr>
<td>Robby</td>
<td>24</td>
</tr>
<tr>
<td>Rosen, B. K.</td>
<td>50</td>
</tr>
<tr>
<td>Rubini, A.</td>
<td>13, 16, 17</td>
</tr>
<tr>
<td>Sagiv, M.</td>
<td>19, 21, 27</td>
</tr>
<tr>
<td>Sanvido, M. A. A.</td>
<td>31</td>
</tr>
<tr>
<td>Sar, C.</td>
<td>93</td>
</tr>
<tr>
<td>Schlich, B.</td>
<td>25, 26</td>
</tr>
<tr>
<td>Schlickling, M.</td>
<td>69</td>
</tr>
<tr>
<td>Schulte, W.</td>
<td>27</td>
</tr>
<tr>
<td>Sen, K.</td>
<td>26, 27, 94</td>
</tr>
<tr>
<td>Sery, O.</td>
<td>25, 32</td>
</tr>
<tr>
<td>Seward, J.</td>
<td>45, 49, 61, 73</td>
</tr>
<tr>
<td>Shao, Z.</td>
<td>27</td>
</tr>
<tr>
<td>Sharma, N.</td>
<td>22</td>
</tr>
<tr>
<td>Sharygīna, N.</td>
<td>24, 74, 75</td>
</tr>
<tr>
<td>Shivaji, S.</td>
<td>32</td>
</tr>
<tr>
<td>Siminiceanu, R.</td>
<td>82, 84, 93</td>
</tr>
<tr>
<td>Siminiceanu, R. I.</td>
<td>82</td>
</tr>
<tr>
<td>Sistla, A. P.</td>
<td>22</td>
</tr>
<tr>
<td>Soffa, M. L.</td>
<td>24</td>
</tr>
<tr>
<td>Stein, I.</td>
<td>69</td>
</tr>
<tr>
<td>Strichman, O.</td>
<td>53</td>
</tr>
<tr>
<td>Sutre, G.</td>
<td>12, 23–25, 30, 31, 40, 82, 86</td>
</tr>
<tr>
<td>Swift, M.</td>
<td>12, 13</td>
</tr>
</tbody>
</table>